One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
4/ 27
www.panelook.com
Global LCD Panel Exchange Center
1. General Description
The LP133WD2 is a Color Active Matrix Liquid Crystal Display with an integral LED backlight system. The
matrix employs a-Si Thin Film Transistor as the active element. It is a transmissive type display operating in
the normally Black mode. This TFT-LCD has 13.3 inches diagonally measured active display area with HD+
resolution (1600 horizontal by 900 vertical pixel array). Each pixel is divided into Red, Green and Blue subpixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is
determined with a 6-bit gray scale signal for each dot, thus, presenting a palette of more than 262,144
colors. The LP133WD2 has been designed to apply the interface method that enables low power, high
speed, low EMI. The LP133WD2 is intended to support applications where thin thickness, low power are
critical factors and graphic displays are important. In combination with the vertical arrangement of the subpixels, the LP133WD2 characteristics provide an excellent flat display for office automation products such
as Notebook PC.
Pixel Format1600 horiz. By 900 vert. Pixels RGB strip arrangement
Color Depth6-bit, 262,144 colors
2
Luminance, White300 cd/m
Power ConsumptionTotal 3.8 W(Typ.) Logic : 1.1 W (Typ.@ColorBar), B/L : 2.7 W (Typ.@VLED12V)
Weight245g ( Max.) / 230g ( Typ.)
Display Operating ModeNormally Black
Surface TreatmentAnti-Glare treatment (3H) of the front Polarizer
RoHS ComplianceYes
BFR / PVC / As Free Yes for all
(Typ.5 point)
COG(Chip On Glass)
`
Ver. 1.0Jun, 12, 2012
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
5/ 27
www.panelook.com
Global LCD Panel Exchange Center
2. Absolute Maximum Ratings
The following are maximum values which, if exceeded, may cause faulty operation or damage to the unit.
www.panelook.com
LP133WD2
Liquid Crystal Display
Product Specification
Table 1. ABSOLUTE MAXIMUM RATINGS
ParameterSymbol
Power Input Voltage
Operating Temperature
Storage Temperature
Operating Ambient Humidity
Storage Humidity
VCC-0.34.0Vdcat 25 r 5qC
TOP050qC1
HST-2060qC1
HOP1090%RH1
HST1090%RH1
Values
UnitsNotes
MinMax
Note : 1. Temperature and relative humidity range are shown in the figure below.
Wet bulb temperature should be 39
Note : 2. Storage Condition is guaranteed under packing condition
Wet Bulb
Temperature [
]
qC Max, and no condensation of water.
.
90% 80%
60
50
40
60%
Humidity[(%)RH]
40%
Storage
-20
30
20
10
0
10
20304050
6070800
20%
10%
Operation
Dry Bulb Temperature []
Ver. 1.0Jun, 12, 2012
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
6/ 27
www.panelook.com
Global LCD Panel Exchange Center
3. Electrical Specifications
3-1. Electrical Characteristics
The LP133WD2 requires two power inputs. The first logic is employed to power the LCD electronics and to
drive the TFT array and liquid crystal. The second backlight is the input about LED BL with LED Driver.
www.panelook.com
LP133WD2
Liquid Crystal Display
Product Specification
Table 2. ELECTRICAL CHARACTERISTICS
ParameterSymbol
UnitNotes
MinTypMax
LOGIC :
Values
Power Supply Input VoltageV
Power Supply Input CurrentColor BarI
Power ConsumptionP
Power Supply Inrush CurrentI
LVDS ImpedanceZ
CC3.03.33.6V1
CC-333416mA2
CC-1.11.37W2
CC_P--1500mA3
LVDS90100110
ȳ
BACKLIGHT : ( with LED Driver)
LED Power Input VoltageV
LED Power Input CurrentI
LED Power ConsumptionP
LED Power Inrush CurrentI
LED7.012.021.0V5
LED-225258mA6
LED-2.73.1W6
LED_P--1500mA7
PWM Duty Ratio5-100%8
PWM Jitter
PWM ImpedanceZ
-
PWM204060kȳ
0-0.2%9
4
PWM FrequencyF
PWM High Level VoltageV
PWM Low Level VoltageV
LED_EN ImpedanceZ
LED_EN High VoltageV
LED_EN Low VoltageV
PWM200-1000Hz10
PWM_H
PWM_L
PWM204060kȳ
LED_EN_H3.0-5.3V
LED_EN_L0-0.3V
3.0-5.3V
0-0.3V
Life Time12,000--Hrs12
Ver. 1.0Jun, 12, 2012
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
7/ 27
www.panelook.com
Global LCD Panel Exchange Center
Note)
1. The measuring position is the connector of LCM and the test conditions are under 25, fv = 60Hz,
Black pattern.
2. The specified Icc current and power consumption are under
the Vcc = 3.3V , 25, fv = 60Hz condition and Mosaic pattern(8X6).
3. This Spec. is the max load condition for the cable impedance designing.
4. The below figures are the measuring Vcc condition and the Vcc control block LGD used.
The Vcc condition is same as the minimum of T1 at Power on sequence.
www.panelook.com
LP133WD2
Liquid Crystal Display
Product Specification
Rising time
Vcc
0V
5. This impedance value is needed for proper display and measured form LVDS Tx to the mating connector.
6. The measuring position is the connector of LCM and the test conditions are under 25.
7. The current and power consumption with LED Driver are under the Vled = 12.0V , 25, Dimming of
Max luminance and White pattern with the normal frame frequency operated(60Hz).
8. The below figures are the measuring Vled condition
and the Vled control block LGD used.
VLED control block is same with Vcc control block.
90%
10%
0.5ms
3.3V
Rising time
LED
V
0V
10%
12.0V
90%
0.5ms
9. The operation of LED Driver below minimum dimming ratio may cause flickering or reliability issue.
10. If Jitter of PWM is bigger than maximum, it may induce flickering.
11. This Spec. is not effective at 100% dimming ratio as an exception because it has DC level equivalent
to 0Hz. In spite of acceptable range as defined, the PWM Frequency should be fixed and stable for
more consistent brightness control at any specific level desired.
12. The life time is determined as the time at which brightness of LCD is 50% compare to that of minimum
value specified in table 7. under general user conditionU
Ver. 1.0Jun, 12, 2012
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
8/ 27
www.panelook.com
Global LCD Panel Exchange Center
3-2. Interface Connections
This LCD employs two interface connections, a 40 pin connector used for the module electronics interface and
the other connector used for the integral backlight system.
Table 3. MODULE CONNECTOR PIN CONFIGURATION (CN1)
PinSymbolDescriptionNotes
1NC
2VCCLCD Logic and driver power (3.3V Typ.)
3VCCLCD Logic and driver power (3.3V Typ.)
4V EEDIDDDC Power (3.3V)
5NCNo Connection
6Clk EEDIDDDC Clock
7DATA EEDIDDDC Data
8ORX0-Negative LVDS differential data input
9ORX0+Positive LVDS differential data input
10GNDHigh Speed Ground
11ORX1-Negative LVDS differential data input
12ORX1+Positive LVDS differential data input
13GNDHigh Speed Ground
14ORX2-Negative LVDS differential data input
15ORX2+Positive LVDS differential data input
16GNDHigh Speed Ground
17ORXC-Negative LVDS differential clock input
18ORXC+Positive LVDS differential clock input
19GNDHigh Speed Ground
20ERX0-Negative LVDS differential data input
21ERX0+Positive LVDS differential data input
19GNDHigh Speed Ground
23ERX1-Negative LVDS differential data input
24ERX1+Positive LVDS differential data input
19GNDHigh Speed Ground
26ERX2-Negative LVDS differential data input
27ERX2+Positive LVDS differential data input
19GNDHigh Speed Ground
29ERXC-Negative LVDS differential clock input
30ERXC+Positive LVDS differential clock input
31
32
33
34NCNo Connection
35
36
37
38
39
40
GNDLED Backlight Ground
GNDLED Backlight Ground
GNDLED Backlight Ground
PWMSystem PWM Signal input for dimming
LED_EN
NC
VLEDLED Backlight Power (7V-21V)
VLEDLED Backlight Power (7V-21V)
VLEDLED Backlight Power (7V-21V)
No Connection
LED Backlight On/Off
No Connection
www.panelook.com
Product Specification
LP133WD2
Liquid Crystal Display
[Interface Chip]
1. LCD :
SiW, SW0636A (LCD Controller)
Including LVDS Receiver.
2. System : SiW LVDSRx or equivalent
* Pin to Pin compatible with LVDS
[Connector]
IS050-L40B-C10, UJU or equivalent
[Mating Connector]
20453-040T-0x, I-PEX or equivalent.
[Connector pin arrangement]
[LCD Module Rear View]
Ver. 1.0Jun, 12, 2012
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
9/ 27
www.panelook.com
Global LCD Panel Exchange Center
3-3. LVDS Signal Timing Specifications
3-3-1. DC Specification
www.panelook.com
LP133WD2
Liquid Crystal Display
Product Specification
Description
LVDS Differential Voltage|V
LVDS Common mode VoltageV
LVDS Input Voltage RangeV
3-3-2. AC Specification
DescriptionSymbolMinMaxUnitNotes
LVDS Clock to Data Skew Margin
Symb
ol
|100600mV-
ID
CM
IN
t
SKEW
t
SKEW
MinMaxUnitNotes
0.61.8V-
0.32.1V-
- 400+ 400ps
- 600+ 600ps
85MHz > Fclk ˻
65MHz > Fclk ˻
65MHz
25MHz
LVDS Clock to Clock Skew Margin (Even
to Odd)
Maximum deviation
of input clock frequency during SSC
Maximum modulation frequency
of input clock during SSC
Ver. 1.0Jun, 12, 2012
t
SKEW_EO
F
DEV
F
MOD
-1/7+ 1/7T
clk
-· 3%-
-200KHz-
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
-
10 / 27
www.panelook.com
Loading...
+ 18 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.