One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
3 / 28
www.panelook.com
Global LCD Panel Exchange Center
1. General Description
The LP125WH2 is a Color Active Matrix Liquid Crystal Display with an integral LED backlight system. The
matrix employs a-Si Thin Film Transistor as the active element. It is a transmissive type display operating in
the normally white mode. This TFT-LCD has 12.5inches diagonally measured active display area with HD re
solution(1366 horizontal by 768 vertical pixel array). Each pixel is divided into Red, Green and Blue sub-pixe
ls or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determi
ned with a 6-bit gray scale signal for each dot, thus, presenting a palette of more than 262,144 colors.
The LP125WH2 has been designed to apply the interface method that enables low power, high speed, low
EMI.
The LP125WH2 is intended to support applications where thin thickness, low power are critical factors and
graphic displays are important. In combination with the vertical arrangement of the sub-pixels, the LP125W
H2 characteristics provide an excellent flat display for office automation products such as Notebook PC.
Pixel Format1366 horiz. By 768 vert. Pixels RGB strip arrangement
Color Depth6-bit, 262,144 colors
2
Luminance, White300 cd/m
Power ConsumptionTotal 4.33 W(Typ.) Logic :0.83 W (Typ.@ Mosaic), B/L : 3.5W (Typ.@ VLED 12V ))
Weight205g (Max.)
Display Operating ModeAH-IPS, Normally Black
Surface TreatmentAnti Glare treatment of the front polarizer
RoHS ComplianceYes
BFR / PVC / As Free Yes for all
(Typ.5 point)
1
COG(Chip On Glass)
768
Ver. 0.0Apr. 16, 2012
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
4 / 28
www.panelook.com
Global LCD Panel Exchange Center
q
2. Absolute Maximum Ratings
The following are maximum values which, if exceeded, may cause faulty operation or damage to the unit.
www.panelook.com
LP125WH2
Liquid Crystal Display
Product Specification
Table 1. ABSOLUTE MAXIMUM RATINGS
ParameterSymbol
Power Input Voltage
Operating Temperature
Storage Temperature
Operating Ambient Humidity
Storage Humidity
VCC-0.34.0Vdcat 25 r5qC
TOP050qC1
HST-2060
HOP1090%RH1
HST1090%RH1
Values
MinMax
UnitsNotes
C1
Note : 1. Temperature and relative humidity range are shown in the figure below.
Wet bulb temperature should be 39
Wet Bulb
20
]
30
Temperature [
10
0
qC Max, and no condensation of water.
90% 80%
60
50
40
60%
Humidity[(%)RH]
40%
20%
10%
Storage
Operation
-20
10
20304050
6070800
Dry Bulb Temperature []
Ver. 0.0Apr. 16, 2012
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
5 / 28
www.panelook.com
Global LCD Panel Exchange Center
ȳ
ȳ
ȳ
3. Electrical Specifications
3-1. Electrical Characteristics
The LP125WH2 requires two power inputs. One is employed to power the LCD electronics and to drive the
TFT array and liquid crystal. The second input which powers the LED BL.
www.panelook.com
LP125WH2
Liquid Crystal Display
Product Specification
Table 2. ELECTRICAL CHARACTERISTICS
ParameterSymbol
UnitNotes
MinTypMax
LOGIC :
Values
Power Supply Input VoltageV
Power Supply Input Curre
nt
MosaicI
Power ConsumptionP
Power Supply Inrush CurrentI
LVDS ImpedanceZ
CC3.03.33.6V1
CC-252290mA2
CC-0.830.96W2
CC_P-1500mA3
LVDS90100110
BACKLIGHT : ( with LED Driver)
LED Power Input VoltageV
LED Power Input CurrentI
LED Power ConsumptionP
LED Power Inrush CurrentI
LED7.012.021.0V5
LED-292336mA6
LED-3.54.1W6
LED_P-2000mA7
PWM Duty Ratio1-100%8
PWM Jitter
-
0-0.2%9
4
PWM ImpedanceZ
PWM FrequencyF
PWM High Level VoltageV
PWM Low Level VoltageV
LED_EN ImpedanceZ
LED_EN High Voltage
LED_EN Low VoltageV
PWM204060k
PWM-210-Hz10
PWM_H
PWM_L
PWM204060k
LED_EN_
V
H
LED_EN_L0-0.3V
2.2-5.3V
0-0.3V
2.2-5.3V
Life Time12,000--Hrs11
Ver. 0.0Apr. 16, 2012
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
6 / 28
www.panelook.com
Global LCD Panel Exchange Center
Note)
1. The measuring position is the connector of LCM and the test conditions are under 25, fv = 60Hz,
Black pattern.
2. The specified Icc current and power consumption are under
the Vcc = 3.3V , 25, fv = 60Hz condition and Mosaic pattern.
3. The below figures are the measuring Vcc condition and the Vcc control block LGD used.
The Vcc condition is same as the minimum of T1 at Power on sequence.
www.panelook.com
LP125WH2
Liquid Crystal Display
Product Specification
Rising time
Vcc
0V
4. This impedance value is needed for proper display and measured form LVDS Tx to the mating connector.
5. The measuring position is the connector of LCM and the test conditions are under 25.
6. The current and power consumption with LED Driver are under the Vled = 12.0V , 25, Dimming of
Max luminance and White pattern with the normal frame frequency operated(60Hz).
7. The below figures are the measuring Vled condition
and the Vled control block LGD used.
VLED control block is same with Vcc control block.
90%
10%
0.5ms
3.3V
Rising time
LED
V
0V
10%
12.0V
90%
0.5ms
8. The operation of LED Driver below minimum dimming ratio may cause flickering or reliability issue.
9. This Spec. is not effective at 100% dimming ratio as an exception because it has DC level equivalent
to 0Hz. In spite of acceptable range as defined, the PWM Frequency should be fixed and stable for
more consistent brightness control at any specific level desired.
10. The life time is determined as the time at which brightness of LCD is 50% compare to that of minimum
value specified in table 7. under general user conditionU
Ver. 0.0Apr. 16, 2012
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
7 / 28
www.panelook.com
Global LCD Panel Exchange Center
3-2. Interface Connections
This LCD employs two interface connections, a 40 pin connector used for the module electronics interface and t
he other connector used for the integral backlight system.
PinSymbolDescriptionNotes
1NCNo Connection
2VCCLCD Logic and driver power (3.3V Typ.)
3VCCLCD Logic and driver power (3.3V Typ.)
4V EEDIDDDC Power (3.3V)
5NCNo Connection
6Clk EEDIDDDC Clock
7DATA EEDIDDDC Data
8ORX0-Negative LVDS differential data input
9ORX0+Positive LVDS differential data input
10GNDLCM Ground
11ORX1-Negative LVDS differential data input
12ORX1+Positive LVDS differential data input
13GNDLCM Ground
14ORX2-Negative LVDS differential data input
15ORX2+Positive LVDS differential data input
16GNDLCM Ground
17ORXC-Negative LVDS differential clock input
18ORXC+Positive LVDS differential clock input
19GNDLCM Ground
20
21
22GNDLCM Ground
23
24
25GNDLCM Ground
26
27
28GNDLCM Ground
29
30
31
32
33
34
35
36
37
38
39
40
NC
NC
NC
NC
NC
NC
NC
NC
GND
GND
GND
NC
PWMSystem PWM Signal input for dimming
LED_EN
NC
VLEDLED Backlight Power (7V-21V)
VLEDLED Backlight Power (7V-21V)
VLEDLED Backlight Power (7V-21V)
No Connection
No Connection
No Connection
No Connection
No Connection
No Connection
No Connection
No Connection
LCM Ground (LED Backlight Ground)
LCM Ground (LED Backlight Ground)
LCM Ground (LED Backlight Ground)
No Connection
LED Backlight On/Off
No Connection
www.panelook.com
Product Specification
LP125WH2
Liquid Crystal Display
[Interface Chip]
1. LCD :
SiW, SW0632 (LCD Controller)
Including LVDS Receiver.
2. System :
* Pin to Pin compatible with LVDS
[Connector]
LSMtron GT05Q-40S-H10 or equivalent
[Mating Connector]
20345-#40E-## series or equivalent
[Connector pin arrangement]
[W
[LCD Module Rear View]
X
Ver. 0.0Apr. 16, 2012
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
8 / 28
www.panelook.com
Global LCD Panel Exchange Center
˻
˻
·
3-3. LVDS Signal Timing Specifications
3-3-1. DC Specification
www.panelook.com
LP125WH2
Liquid Crystal Display
Product Specification
Description
LVDS Differential Voltage|V
LVDS Common mode VoltageV
LVDS Input Voltage RangeV
3-3-2. AC Specification
DescriptionSymbolMinMaxUnitNotes
LVDS Clock to Data Skew Margin
Symb
ol
|100600mV-
ID
CM
IN
t
SKEW
t
SKEW
MinMaxUnitNotes
0.61.8V-
0.32.1V-
- 400+ 400ps
- 600+ 600ps
85MHz > Fclk
65MHz > Fclk
Hz
Hz
65M
25M
LVDS Clock to Clock Skew Margin (Ev
en to Odd)
Maximum deviation
of input clock frequency during SSC
Maximum modulation frequency
of input clock during SSC
Ver. 0.0Apr. 16, 2012
t
SKEW_EO
F
DEV
F
MOD
-1/7+ 1/7T
-
3%-
clk
-200KHz-
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
-
9 / 28
www.panelook.com
Loading...
+ 19 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.