0.1Feb. 10. 200912Update the LED Power Sequence0.1
13Update the Color Coordinates (RGB Data)
28Update the EDID Data
˧ Product Code: 0A(h): FA 0B(h): 01
1.0Mar. 14. 2009-Final Specification1.0
EDID
ver
)URPɋ⏨ᲬҁᇬɌĂZZZISGFOXEQHW
Ver. 1.0Mar. 14, 2009
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
3/ 30
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
LP121WX3
Liquid Crystal Display
Product Specification
1. General Description
The LP121WX3 is a Color Active Matrix Liquid Crystal Display with an integral White LED backlight system.
The matrix employs a-Si Thin Film Transistor as the active element. It is a transmissive type display
operating in the normally white mode. This TFT-LCD has 12.1 inches diagonally measured active display
area with WXGA resolution(800 vertical by 1280 horizontal pixel array). Each pixel is divided into Red,
Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the
sub-pixel color is determined with a 6-bit gray scale signal for each dot, thus, presenting a palette of more
than 262,144 colors.
The LP121WX3 has been designed to apply the interface method that enables low power, high speed, low
EMI.
The LP121WX3 is intended to support applications where thin thickness, low power are critical factors and
graphic displays are important. In combination with the vertical arrangement of the sub-pixels, the
LP121WX3 characteristics provide an excellent flat display for office automation products such as Notebook
PC.
ڞک
ڌ
ڰێۀۍٻھۊۉۉۀھۏۊۍٻ
ڏڋ
ګۄۉ
ڧڱڟڮٻځ
گۄۈۄۉۂ
ڞۊۉۏۍۊۇ
ڝۇۊھۆ
ګڪڲڠڭٻ
ڝڧڪڞڦ
ڠڟڤڟٻ
ڌ
ڢڤګڃڢڼۏۀٻڤۉٻګڼۉۀۇڄ
ړڋڋ
ڮۊېۍھۀٻڟۍۄۑۀۍٻڞۄۍھېۄۏ
ڌ
گڡگڈڧڞڟٻګڼۉۀۇ
ڃڌڍړڋٻۓٻړڋڋڄ
ڝڧڪڞڦ
ڝڼھۆۇۄۂۃۏٻڜێێ’۔
ࣿࣜࣜࣜࣜࣜ
General Features
Active Screen Size12.1 inches diagonal
Outline Dimension
Pixel Pitch0.204 mm Ý 0.204 mm
Pixel Format1280 horiz. By 800 vert. Pixels RGB strip arrangement
Display Operating ModeTransmissive mode, normally white
Surface TreatmentAnti-glare treatment of the front polarizer
275.8 (H) ϧ 178.1 (V) ϧ 5.5(D, max) mm
2
(Typ.5 point)
ڌڍړڋ
RoHS ComplyYes
ɋ⏨ᲬҁᇬɌĂZZZISGFOXEQHW
Ver. 1.0Mar. 14, 2009
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
4/ 30
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
LP121WX3
Liquid Crystal Display
Product Specification
2. Absolute Maximum Ratings
The following are maximum values which, if exceeded, may cause faulty operation or damage to the unit.
Table 1. ABSOLUTE MAXIMUM RATINGS
Parameter
Power Input Voltage
Operating Temperature
Storage Temperature
Operating Ambient Humidity
Storage Humidity
VCC-0.34.0Vdcat 25 r 5qC
T
OP
H
ST
H
OP
H
ST
Values
Units
MinMax
050qC1
-2060qC1
1090%RH1
1090%RH1
Note : 1. Temperature and relative humidity range are shown in the figure below.
qC
Wet bulb temperature should be 39
Wet Bulb
Temperature [
]
Max, and no condensation of water.
90% 80%
60
50
60%
Humidity[(%)RH]
Storage
NotesSymbol
40
30
20
10
0
-20
10
20304050
6070800
Dry Bulb Temperature []
)URPɋ⏨ᲬҁᇬɌĂZZZISGFOXEQHW
Ver. 1.0Mar. 14, 2009
40%
20
%
10%
Operation
5/ 30
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
LP121WX3
Liquid Crystal Display
Product Specification
3. Electrical Specifications
3-1. Electrical Characteristics
The LP121WX3 requires two power inputs. The first logic is employed to power the LCD electronics and to
drive the TFT array and liquid crystal. The second backlight is the input about LED BL.with LED Driver.
Table 2. ELECTRICAL CHARACTERISTICS
ParameterSymbol
Values
MinTypMax
UnitNotes
LOGIC :
Power Supply Input VoltageVCC3.03.33.6V
Power Supply Input CurrentI
Power Consumption
CC
PcMosaic-0.80.9W
Power Supply Inrush CurrentI
LVDS ImpedanceZ
Mosaic-250280mA1
CC_P
LVDS90100110
--1500mA
DC
˟
LED Backlight:
Operating Current per stringI
Operating Voltage per stringV
Power ConsumptionP
LED
LED
BL
5.020.021.0mA3
-22.123.8V
3.13.4W3
Life Time12,000Hrs4
LED Driver
Power Supply Input VoltageV
FrequencyF
PWM Dimming (Duty) RatioD
PWM High Voltage LevelV
PWM Low Voltage LevelV
LED_EN High VoltageV
LED_EN Low VoltageV
PWM_ H
PWM_ L
LED_EN_H
LED_EN_L
BL+
PWM
on
7.012.020.0V
2001000Hz5
12.5-100%6
3.0-5.3V
0-0.5V
3.0-5.3V
0-0.5V
Note)
1. The specified current and power consumption are under the Vcc = 3.3V , 25, fv = 60Hz condition
whereas Mosaic pattern is displayed and fv is the frame frequency.
2
2. This impedance value is needed to proper display and measured form
LVDS Tx to the mating connector.
3. The specified LED current and power consumption are under the Vled = 12.0V , 25, Dimming of Max
luminance whereas White pattern is displayed and fv is the frame frequency.
4. The life time is determined as the time at which brightness of LCD is 50% compare to that of minimum
value at Table 7. These LED backlight has 6 strings on it and the typical current of LED’s string is base
on typical current at Table 2.
5. This Spec. is not effective at 100% dimming ratio as an exception because it has DC level equivalent
to 0Hz. In spite of acceptable range as defined, the PWM Frequency should be fixed and stable for
more consistent brightness control at any specific level desired.
6. The operation of LED Driver below minimum dimming ratio may cause flickering or reliability issue.
)URPɋ⏨ᲬҁᇬɌĂZZZISGFOXEQHW
Ver. 1.0Mar. 14, 2009
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
6/ 30
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
LP121WX3
Liquid Crystal Display
Product Specification
3-2. Interface Connections
This LCD employs one interface connections, a 40 pin connector is used for the module electronics interface
and the integral backlight system.
The electronics interface connector is a model FI-NXB40SL-HF10 manufactured by JAE.
Table 3. MODULE CONNECTOR PIN CONFIGURATION (CN1)
PinSymbolDescriptionNotes
1NCNo Connection (Reserved for supplier)
2VCCPower Supply, 3.3V (typical)
3VCCPower Supply, 3.3V (typical)
4V EEDIDDDC 3.3V power
5NCNo Connection
6Clk EEDIDDDC Clock
7DATA EEDID DDC Data
0-Negative LVDS differential data input
8
9
10
11
12
13
14
15
16
17
18
19GNDGround
20NCNo Connection
21NCNo Connection
22GNDGround
23NCNo Connection
24NCNo Connection
25GNDGround
26NCNo Connection
27NCNo Connection
28GNDGround
29NCNo Connection
30NCNo Connection
31VBL-LED Ground
32VBL-LED Ground
33VBL-LED Ground
34NCNo Connection (Reserved for supplier)
35VBL+LED Power Supply 6V-20V
36VBL+LED Power Supply 6V-20V
37VBL+LED Power Supply 6V-20V
38BLIMPWM for luminance control (200Hz ~ 1000Hz)
39BL_EnableBacklight On/Off Control
40NCNo Connection (Reserved for supplier)
R
IN
R
0+Positive LVDS differential data input
IN
GNDGround
R
1-Negative LVDS differential data input
IN
1+Positive LVDS differential data input
R
IN
GNDGround
R
2-Negative LVDS differential data input
IN
R
2+Positive LVDS differential data input
IN
GNDGround
CLKIN-Negative LVDS differential clock input
CLKIN+Positive LVDS differential clock input
1, Interface chips
1.1 LCD : SW, SW0612B (LCD Controller)
including LVDS Receiver
1.2 System : THC63LVD823A or
* Pin to Pin compatible with LVDS
2. Connector
2.1 LCD
2.2 Mating : FI-NX400L or equivalent.
2.3 Connector pin arrangement
: FI-NXB40SL-HF10, JAE
it’s compatible.
[W
equivalent
X
[LCD Module Rear View]
)URPɋ⏨ᲬҁᇬɌĂZZZISGFOXEQHW
Ver. 1.0Mar. 14, 2009
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
7/ 30
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Product Specification
3-3. LVDS Signal Timing Specifications
3-3-1. DC Specification
LP121WX3
Liquid Crystal Display
Description
LVDS Differential Voltage|V
LVDS Common mode VoltageV
LVDS Input Voltage RangeV
3-3-2. AC Specification
DescriptionSymbolMinMaxUnitNotes
LVDS Clock to Data Skew Margin
Symb
ol
|100600mV-
ID
CM
IN
t
SKEW
t
SKEW
MinMaxUnitNotes
0.61.8V-
0.32.1V-
- 400+ 400ps
- 600+ 600ps
85MHz > Fclk ˻
65MHz > Fclk ˻
65MHz
25MHz
LVDS Clock to Clock Skew Margin (Even
to Odd)
Maximum deviation
of input clock frequency during SSC
Maximum modulation frequency
of input clock during SSC
)URPɋ⏨ᲬҁᇬɌĂ
Ver. 1.0Mar. 14, 2009
t
SKEW_EO
F
DEV
F
MOD
-1/7-
+ 1/7T
clk
-· 3%
-200KHz
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
-
-
8/ 30
www.panelook.com
Global LCD Panel Exchange Center
Freq.
F
max
F
center
www.panelook.com
Product Specification
< Clock skew margin between channel >
LP121WX3
Liquid Crystal Display
m
QGm
kl}
F
min
3-3-3. Data Format
1) LVDS 1 Port
RCLK+
RA+/-
RB+/-
RC+/-
R3R2
G4G3
B5B4
R1R0
G2G1
B3B2
X
m
tvk
< Spread Spectrum >
G0R5R4R3R2R1R0
B1B0G5G4G3G2G1
DE VSYNC HSYNCB5B4B3B2
Time
G0
B1
DE
VSYNC HSYNC
R5R4
B0G5
RD+/-
G7G6
Previous (N-1)th CycleNext (N+1)th Cycle
R7R6
XB7B6G7G6R7R6
Current (Nth ) Cycle
X
< LVDS Data Format >
)URPɋ⏨ᲬҁᇬɌĂZZZISGFOXEQHW
Ver. 1.0Mar. 14, 2009
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
B7B6
9/ 30
www.panelook.com
Loading...
+ 21 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.