9-1MOUNTING PRECAUTIONS
9-2OPERATING PRECAUTIONS
9-3ELECTROSTATIC DISCHARGE CONTROL
9-4PRECAUTIONS FOR STRONG LIGHT EXPOSURE
9-5STORAGE
9-6HANDLING PRECAUTIONS FOR PROTECTION FILM
9-7APPROPRIATE CONDITION FOR PUBLIC DISPLAY
The LD420EUB is a Color Active Matrix Liquid Crystal Display with an integral Light Emitting Diode (LED)
backlight system. The matrix employs a-Si Thin Film Transistor as the active element.
It is a transmissive display type which is operating in the normally black mode. It has a 42.02 inch diagonally
measured active display area with WUXGA resolution (1080 vertical by 1920 horizontal pixel array).
Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arrayed in vertical stripes.
Gray scale or the luminance of the sub-pixel color is determined with a 10-bit gray scale signal for each dot.
Therefore, it can present a palette of more than 1.06Bilion colors. It has been designed to apply the 10-bit 2-port
LVDS interface. It is intended to support Public Display where high brightness, super wide viewing angle, high
color gamut, high color depth and fast response time are important.
Mini-LVDS(RGB)
Control
Signals
Power Signals
Source Driver Circuit
S1S1920
G1
TFT - LCD Panel
(1920 × RGB × 1080 pixels)
[Gate In Panel]
G1080
LVDS
2Port
LVDS
Select
Bit
Select
+12.0V
CN1
(51pin)
LVDS 1,2
Option
signal
I2C
EEPROM
SCL
SDA
Timing Controller
LVDS Rx + ODC
Integrated
Power Circuit
Block
Back light Assembly
+24.0V, GND, On/Off
LED Driver
General Features
Active Screen Size42.02 inches(1067.31mm) diagonal
Outline Dimension
Pixel Pitch0.4845 mm x 0.4845 mm
Pixel Format1920 horiz. by 1080 vert. Pixels, RGB stripe arrangement
Color Depth10bit(D), 1.06Billon colors
Luminance, White450 cd/m2 (Center 1point ,Typ.)
Viewing Angle (CR>10)Viewing angle free ( R/L 178 (Min.), U/D 178 (Min.)
Power ConsumptionTotal 90.8W (Typ.) [Logic= 7.6W, LED Driver=83.2W(ExtVbr_B=100% )]
Weight9.2 Kg (Typ.)
Display ModeTransmissive mode, Normally black
Surface TreatmentHard coating(3H), Anti-glare treatment of the front polarizer (Haze 10%)
Possible Display TypeLandscape and Portrait Enabled
958.4(H) × 551.3(V) X 10.8(B)/24.0 mm(D) (Typ.)
Ver. 0.04 / 38
LD420EUB
Product Specification
2. Absolute Maximum Ratings
The following items are maximum values which, if exceeded, may cause faulty operation or permanent damage
to the LCD module.
Table 1. ABSOLUTE MAXIMUM RATINGS
ParameterSymbol
Power Input Voltage
Driver Control Voltage
T-Con Option Selection VoltageVLOGIC-0.3+4.0VDC
Operating TemperatureTOP0+50
Storage TemperatureTST-20+60
Panel Front Temperature TSUR-+68
Operating Ambient HumidityHOP1090%RH
Storage HumidityHST1090%RH
Note
1. Ambient temperature condition (Ta = 25 2 °C )
2. Temperature and relative humidity range are shown in the figure below.
Wet bulb temperature should be Max 39°C, and no condensation of water.
3. Gravity mura can be guaranteed below 50°C condition.
4. The maximum operating temperatures is based on the test condition that the surface temperature
of display area is less than or equal to 68°C with LCD module alone in a temperature controlled chamber.
Thermal management should be considered in final product design to prevent the surface temperature of
display area from being over 68℃. The range of operating temperature may be degraded in case of
improper thermal management in final product design.
It requires two power inputs. One is employed to power for the LCD circuit. The other Is used for the LED
backlight and LED Driver circuit.
Table 2. ELECTRICAL CHARACTERISTICS
ParameterSymbol
MinTypMax
Circuit :
Power Input VoltageVLCD10.812.013.2VDC
-630820mA1
Power Input CurrentILCD
-9401,222mA2
Power ConsumptionPLCD7.69.9Watt1
Rush currentIRUSH--3.0A3
Value
UnitNote
Note
1. The specified current and power consumption are under the V
=12.0V, Ta=25 2°C, fV=60Hz condition,
LCD
and mosaic pattern(8 x 6) is displayed and fV is the frame frequency.
2. The current is specified at the maximum current pattern.
3. The duration of rush current is about 2ms and rising time of power input is 0.5ms (min.).
4. Ripple voltage level is recommended under ±5% of typical voltage.
White : 1023 Gray
Black : 0 Gray
Mosaic Pattern(8 x 6)
Ver. 0.06 / 38
Product Specification
Table 3. ELECTRICAL CHARACTERISTICS (Continue)
LD420EUB
ParameterSymbol
LED Driver :
Power Supply Input VoltageVBL22.824.025.2Vdc1
Power Supply Input Current IBL
Power Supply Input Current (In-Rush)In-rush--5.0A
Power ConsumptionPBL-
On/Off
Input Voltage for
Control System
Signals
Life Time50,000-Hrs2
Brightness AdjustExt V
PWM Frequency for
NTSC & PAL
Pulse Duty Level
(PWM)
OnV on2.5-5.0Vdc
OffV off-0.30.00.7Vdc
BR-B
PAL100Hz3
NTSC120Hz3
High Level2.4-5.0
Low Level0.0-0.7
MinTypMax
-
1-100%
Values
3.473.73A1
83.289.5
UnitNotes
VBL = 22.8V
Ext V
BR-B
W1
On Duty
Vdc
Vdc
HIGH : on duty
LOW : off duty
= 100%
4
6
notes :
1. Electrical characteristics are determined after the unit has been „ON‟ and stable for approximately 60
minutes at 25±2°C. The specified current and power consumption are under the typical supply Input voltage
24Vand VBR (ExtVBR-B : 100%), it is total power consumption.
2. The life time is determined as the time which luminance of the LED is 50% compared to that of initial
value at the typical LED current (ExtVBR-B :100%) on condition of continuous operating in LCM state at
25±2°C. (Min @ L50B10)
3. LGD recommend that the PWM freq. is synchronized with One time harmonic of V_sync signal of system.
Though PWM frequency is over 120Hz (max 252Hz), function of LED Driver is not affected.
4. The duration of rush current is about 200ms. This duration is applied to LED on time.
5. Even though inrush current is over the specified value, there is no problem if I2T spec of fuse is satisfied.
6. ExtV
After Driver ON signal is applied, ExtV
signal have to input available duty range and sequence.
BR-B
After that, ExtV
1% and 100% is possible
BR-B
should be sustained from 5% to 100% more than 500ms.
BR-B
For more information, please see 3-6-2. Sequence for LED Driver.
Ver. 0.07 / 38
Product Specification
3-2. Interface Connections
This LCD module employs two kinds of interface connection, 51-pin connector is used for the module
electronics and 14-pin connector is used for the integral backlight system.
3-2-1. LCD Module
- LCD Connector(CN1): FI-RE51S-HF(manufactured by JAE) or compatible
FIRST LVDS Receiver Signal (E+)
No connection or GND
27
Bit Select
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
---
R2AN
R2AP
R2BN
R2BP
R2CN
R2CP
GND
R2CLKN
R2CLKP
GND
R2DN
R2DP
R2EN
R2EP
Reserved
Reserved
GNDGround
GNDGround
GNDGround
NCNo connection
VLCDPower Supply +12.0V
VLCDPower Supply +12.0V
VLCDPower Supply +12.0V
VLCDPower Supply +12.0V
‘H’ or NC= 10bit(D) , ‘L’ = 8bit
SECOND LVDS Receiver Signal (A-)
SECOND LVDS Receiver Signal (A+)
SECOND LVDS Receiver Signal (B-)
SECOND LVDS Receiver Signal (B+)
SECOND LVDS Receiver Signal (C-)
SECOND LVDS Receiver Signal (C+)
Ground
SECOND LVDS Receiver Clock Signal(-)
SECOND LVDS Receiver Clock Signal(+)
Ground
SECOND LVDS Receiver Signal (D-)
SECOND LVDS Receiver Signal (D+)
SECOND LVDS Receiver Signal (E-)
SECOND LVDS Receiver Signal (E+)
No connection or GND
No connection or GND
LD420EUB
Note:
1. All GND (ground) pins should be connected together to the LCD module‟s metal frame.
2. All VLCD (power input) pins should be connected together.
3. All input levels of LVDS signals are based on the EIA 644 Standard.
4. #1~#6, #8~#10 & # 47(No connection) These pins are reserved only for LGD (Do not connect)
Ver. 0.08 / 38
Product Specification
3-2-2. Backlight Module
Master
LED Driver Connector
: 20022WR - H14B2(Yeonho) or compatible
Mating Connector
: 20022HS - 14B2 or compatible
Table 5. LED DRIVER CONNECTOR PIN CONFIGURATION
Pin NoSymbolDescriptionNote
LD420EUB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
V
BL
V
BL
V
BL
V
BL
V
BL
GND
GND
GND
GND
GND
Status
VON/OFF
NCDon‟t care
EXT V
BR-B
Power Supply +24.0V
Power Supply +24.0V
Power Supply +24.0V
Power Supply +24.0V
Power Supply +24.0V
Backlight Ground
Backlight Ground
Backlight Ground
Backlight Ground
Backlight Ground
Back Light Status2
Backlight ON/OFF control
External PWM3
Notes :1. GND should be connected to the LCD module‟s metal frame.
2. Normal : Low (under 0.7V) / Abnormal : Open
3. High : on duty / Low : off duty, Pin#14 can be opened. ( if Pin #14 is open , EXT V
4. Each impedance of pin #12 and 14 is over 50 [KΩ] .
1
BR-B
is 100% )
◆
◆ Rear view of LCM
Status
PCB
1
14
…
1
14
…
<Master>
Ver. 0.09 / 38
LD420EUB
Product Specification
3-3. Signal Timing Specifications
Table 6 shows the signal timing required at the input of the LVDS transmitter. All of the interface signal
timings should be satisfied with the following specification for normal operation.
Table 6-1. TIMING TABLE for NTSC (DE Only Mode)
ITEMSymbolMinTypMaxUnitNote
Horizontal
Vertical
Frequency
Display
Period
BlanktHB100140240tclk
TotaltHP106011001200tclk2200/2
Display
Period
BlanktVB114569tHP
TotaltVP109111251149tHP
DCLKfCLK7074.2577MHz148.5/2
HorizontalfH6567.570KHz
VerticalfV576063Hz
tHV-960-tclk
tVV-1080-tHP
Table 6-2. TIMING TABLE for PAL (DE Only Mode)
ITEMSymbolMinTypMaxUnitNote
Horizontal
Display
Period
BlanktHB100140240tclk
TotaltHP106011001200tclk2200/2
tHV-960-tclk
Vertical
Frequency
Display
Period
BlanktVB228270300tHP
TotaltVP130813501380tHP
DCLKfCLK7074.2577MHz148.5/2
HorizontalfH6567.570KHz
VerticalfV475053Hz
tVV-1080-tHP
Note:
1. The input of HSYNC & VSYNC signal does not have an effect on normal operation (DE Only Mode).
If you use spread spectrum of EMI, add some additional clock to minimum value for clock margin.
2. The performance of the electro-optical characteristics may be influenced by variance of the vertical
refresh rate and the horizontal frequency
※ Timing should be set based on clock frequency.
Ver. 0.010 / 38
3-4. LVDS Signal Specification
3-4-1. LVDS Input Signal Timing Diagram
LD420EUB
Product Specification
DCLK
First data
Second data
Third data
Forth data
DE(Data Enable)
tCLK
0.5 VDD
Invalid data
Invalid data
Invalid data
Invalid data
DE, Data
Valid data
Pixel 0
Valid data
Pixel 1
Valid data
Pixel 2
Valid data
Pixel 3
Pixel 4
Pixel 5
Pixel 6
Pixel 7
0.7VDD
0.3VDD
Invalid data
Invalid data
Invalid data
Invalid data
* tHB = tHFP + tWH +tHBP
* tVB = tVFP + tWV +tVBP
11080
DE(Data Enable)
tVV
tVP
Ver. 0.011 / 38
3-4-2. LVDS Input Signal Characteristics
1) DC Specification
LVDS -
LVDS +
LD420EUB
Product Specification
# VCM= {(LVDS +) + ( LVDS -)} /2
0V
V
CM
V
IN _ MAXVIN _ MIN
DescriptionSymbolMinMaxUnitNote
LVDS Common mode VoltageV
LVDS Input Voltage RangeV
CM
IN
1.01.5V-
0.71.8V-
Change in common mode VoltageΔVCM-250mV-
2) AC Specification
T
clk
LVDS Clock
A
LVDS Data
(F
= 1/T
)
clk
A
t
RF
LVDS 1‟st Clock
LVDS 2nd/ 3rd/ 4thClock
tSKEW
t
SKEW_mintSKEW_max
tSKEW
clk
T
clk
80%
20%
DescriptionSymbolMinMaxUnitNote
LVDS Differential Voltage
High Threshold
Low Threshold
LVDS Clock to Data Skewt
LVDS Clock/DATA Rising/Falling timet
Effective time of LVDSt
LVDS Clock to Clock Skew (Even to Odd)t
1. All Input levels of LVDS signals are based on the EIA 644 Standard.
Note
2. If t
isn‟t enough, t
RF
should be meet the range.
eff
3. LVDS Differential Voltage is defined within t
V
TH
V
TL
SKEW
RF
eff
SKEW_EO
eff
Ver. 0.012 / 38
100600mV
-600-100mV
-|(0.25*T
260|(0.3*T
|±360|
-|1/7* T
)/7|ps-
clk
)/7|ps2
clk
-ps|ps-
clk
3
Loading...
+ 26 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.