One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
2 / 42
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
LC600EUD
Product Specification
1. General Description
The LC600EUD is a Color Active Matrix Liquid Crystal Display with an integral Light Emitting Diode (LED)
backlight system. The matrix employs a-Si Thin Film Transistor as the active element.
It is a transmissive display type which is operating in the normally black mode. It has a 59.58 inch diagonally
measured active display area with WUXGA resolution (1080 vertical by 1920 horizontal pixel array).
Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arrayed in vertical stripes.
Gray scale or the luminance of the sub-pixel color is dete rmined with a 10-bit gray scale signal for each dot.
Therefore, it can present a palette of more than 1.06Bilion colors.
It has been designed to apply the 10-bit 4-port LVDS interface.
It is intended to support LCD TV, PCTV where high brightness, super wide viewing angle, high color gamut,
high color depth and fast response time are important.
Mini-LVDS(RGB)
LVDS
CN2
(41pin)
EEPROM
2Port
SDA
Integrated
Control
Signals
Power Signals
LVDS
2Port
LVDS
Select
Bit
Select
+12.0V
CN1
(51pin)
LVDS 3,4
LVDS 1,2
Option
signal
I2C
SCL
Timing Controller
LVDS Rx + L/Dim + DGA + ODC
Power Circuit
Block
+24.0V, GND, On/Off
BR-B
ExtV
LED Driver
General Features
Active Screen Size 59.58 inch (1513.397mm) diagonal
Source Driver Circuit
S1S1920
G1
TFT - LCD Panel
(1920 Ý RGB Ý 1080 pixels)
G1080
Back light Assembly
Outline Dimension 1346.0(H) x 769.3(V) x 11.9 (D)(Typ.)
Pixel Pitch
687༁ x 687༁ x RGB
Pixel Format 1920 horiz. by 1080 vert. Pixels, RGB stripe arrangement
Color Depth 10bit(D), 1.06Billon colors
2
Luminance, White 350 cd/m
(Center 1point ,Typ.)
Viewing Angle (CR>10) Viewing angle free ( R/L 178 (Min.), U/D 178 (Min.))
Power Consumption Total 145.04(TBD) W (Typ.) [Logic= 5.04W, LED Backlight= 140W (IF=125mA)]
Weight 19.5Kg (Typ.)
Display Mode Transmissive mode, Normally black
Surface Treatment Hard coating(2H), Anti-glare treatment of the front polarizer (Haze < 1%)
Ver. 0.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
3 / 42
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
LC600EUD
Product Specification
2. Absolute Maximum Ratings
The following items are maximum values which, if exceeded, may cause faulty operation or permanent damage
to the LCD module.
Table 1. ABSOLUTE MAXIMUM RATINGS
Value
Parameter` Symbol
Min Max
Unit Note
LCD CircuitV
LCD -0.3 +14.0 VDC
Power Input Voltage
Driver V
BL-0.3 + 27.0 VDC
1
ON/OFF VOFF / VON-0.3 +5.5 VDC
Driver Control Voltage
Brightness EXTVBR-B 0.0 +5.5 VDC
Operating TemperatureTOP0+50
¶C
2,3
Storage TemperatureTST-20+60
Panel Front Temperature T
Operating Ambient HumidityH
SUR-+68
OP1090%RH
¶C
¶C
4
2,3
Storage HumidityH
Note
1. Ambient temperature condition (Ta =
25 r 2 ¶C )
ST1090%RH
2. Temperature and relative humidity range are shown in the figure below.
Wet bulb temperature should be Max 39¶C, and no condensation of water.
3. Gravity mura can be guaranteed below 40¶C condition.
4. The maximum operating temperatures is based on the test condition that the surface temperature
of display area is less than or equal to 68¶C with LCD module alone in a temperature controlled chamber.
Thermal management should be considered in final product design to prevent the surface temperature of
display area from being over 68ć. The range of operating temperature may be degraded in case of
improper thermal management in final product design.
90%
60
60%
Wet Bulb
Temperature [
10
0
10203040506070800-20
Dry Bulb Temperature [
¶C]
20
50
40
40%
30
Humidity [(%)RH]
10%
¶C]
Storage
Operation
Ver. 0.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
4 / 42
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
LC600EUD
Product Specification
3. Electrical Specifications
3-1. Electrical Characteristics
It requires two power inputs. One is employed to power for the LCD circuit. The other Is used for the LED
backlight.
Table 2. ELECTRICAL CHARACTERISTICS
Value
Parameter Symbol
Min Typ Max
Circuit :
Unit Note
Power Input Voltage VLCD 10.8 12.0 13.2 VDC
Power Input Current ILCD
Power Consumption P
Rush current IRUSH-- 5.0 A 3
Note
1. The specified current and power consumption are under the V
LCD -5.04 6.55 Watt 1
condition, and mosaic pattern(8 x 6) is displayed and f
-420546mA1
-450585mA2
=12.0V, Ta=25 r 2¶C, fV=120Hz
LCD
is the frame frequency .
V
2. The current is specified at the maximum current pattern.
3. The duration of rush current is about 2ms and rising time of power input is 0.5ms (min.).
4. Ripple voltage level is recommended under ·5% of typical voltage
White : 1023 Gray
Black : 0 Gray
Mosaic Pattern(8 x 6)
Ver. 0.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
5 / 42
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Product Specification
Table 3. ELECTRICAL CHARACTERISTICS (Continue)
LC600EUD
Parameter Symbol
LED Driver :
Power Supply Input Voltage VBL22.8 24.0 25.2 Vdc 1
Power Supply Input Current IBL
Power Supply Input Current (In-Rush) In-rush --8.2 A peak
Power Consumption PBL-
On/Off
Input Voltage for
Control System
Signals
LED :
Life Time 30,000 Hrs 2
Brightness Adjust ExtV
PWM Frequency for
NTSC & PAL
Pulse Duty Level
(PWM)
OnV on 2.5 -5.0 Vdc
Off V off -0.3 0.0 0.7 Vdc
BR-B 1 -100% On Duty , 6
PAL100Hz3
NTSC 120Hz3
High Level 2.4 -5.0
Low Level 0.0 -0.7
Min Typ Max
-
Values
5.9
140.0155.6
6.5
Unit Notes
A rms1
BL = 22.8V
V
BR-B = 100%, 4
Ext V
W1
Vdc
Vdc
HIGH : on duty
LOW : off duty
Notes :
1. Electrical characteristics are determined after the unit has been ‘ON’ and stable for approximately 60
minutes at 25·2¶C. The specified current and power consumption are under the typical supply Input voltage
24Vand V
BR (ExtVBR-B : 100%), it is total power consumption.
2. The life time (MTTF) is determined as the time which luminance of the LED is 50% compared to that of initial
value at the typical LED current (ExtVBR-B :100%) on condition of continuous operating in LCM state at
25·2¶C.
3. LGD recommend that the PWM freq. is synchronized with One time harmonic of V_sync signal of system.
Though PWM frequency is over 120Hz (max 252Hz), function of LED Driver is not affected.
4. The duration of rush current is about 200ms. This duration is applied to LED on time.
5. Even though inrush current is over the specified value, there is no problem if I
2
T spec of fuse is satisfied.
6. Ext_PWM Signal have to input available duty range.
Between 99% and 100%
But
ExtVBR-B 0% and 100% is possible.
High
ExtVBR-B duty have to be avoided. ( 99% < ExtVBR-B < 100%)
Available duty range
Low
0%
1%
99% 100%Ext_PWM Input Duty
Ver. 0.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
6 / 42
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
LC600EUD
Product Specification
3-2. Interface Connections
This LCD module employs two kinds of interface connection, 51-pin connector and 41-pin connector are used
for the module electronics and Two 8-pin connectors are used for the integral backlight sy stem.
3-2-1. LCD Module
- LCD Connector(CN1): - FI-RE51S-HF(manufactured by JAE) or compatible
No Connection (Note 4)
No Connection (Note 4)
No Connection (Note 4)
Ground
FIRST LVDS Receiver Signal (A-)
FIRST LVDS Receiver Signal (A+)
FIRST LVDS Receiver Signal (B-)
FIRST LVDS Receiver Signal (B+)
FIRST LVDS Receiver Signal (C-)
FIRST LVDS Receiver Signal (C+)
Ground
FIRST LVDS Receiver Clock Signal(-)
FIRST LVDS Receiver Clock Signal(+)
Ground
FIRST LVDS Receiver Signal (D-)
FIRST LVDS Receiver Signal (D+)
FIRST LVDS Receiver Signal (E-)
FIRST LVDS Receiver Signal (E+)
No Connection or Ground
27
28
29
30
31
32
33
34
35
36
37
38
39
40R2EN
41R2EP
42
43
44
45
46
47
48
49
50
51
Bit Select
R2AN
R2AP
R2BN
R2BP
R2CN
R2CP
GND
R2CLKN
R2CLKP
GND
R2DN
R2DP
NC or GND
NC or GND
GND Ground (Note 6)
GND Ground
GND Ground
NCNo connection
VLCD Power Supply +12.0V
VLCD Power Supply +12.0V
VLCD Power Supply +12.0V
VLCD Power Supply +12.0V
- - -
ೢHೣ or NC= 10bit(D) , ೢLೣ = 8bit
SECOND LVDS Receiver Signal (A-)
SECOND LVDS Receiver Signal (A+)
SECOND LVDS Receiver Signal (B-)
SECOND LVDS Receiver Signal (B+)
SECOND LVDS Receiver Signal (C-)
SECOND LVDS Receiver Signal (C+)
Ground
SECOND LVDS Receiver Clock Signal(-)
SECOND LVDS Receiver Clock Signal(+)
Ground
SECOND LVDS Receiver Signal (D-)
SECOND LVDS Receiver Signal (D+)
SECOND LVDS Receiver Signal (E-)
SECOND LVDS Receiver Signal (E+)
Connection or Ground
No
No Connection or Ground
Note
1. All GND (ground) pins should be connected together to the LCD module’s metal frame.
2. All VLCD (power input) pins should be connected together.
3. All Input levels of LVDS signals are based on the EIA 644 Standard.
4. #1~#6 & #8~#10 NC (No Connection): These pins are used only for LGD (Do not connect)
5. LVDS pin (pin No. #24,25,40,41) are used for 10Bit(D) of the LCD module.
If used for 8Bit(R), these pins are no connection.
6. Specific pin No. #44 is used for “No signal detection” of system signal interface.
It should be GND for NSB (No Signal Black) while the system interface signal is not.
If this pin is “H”, LCD Module displays AGP (Auto Generation Pattern).
Ver. 0.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
7 / 42
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
LC600EUD
Product Specification
- LCD Connector (CN2) : FI-RE41S-HF (manufactured by JAE) or compatible
No connection 22
No connection 23
No connection 24GND Ground
No connection
No connection
No connection 27
No connection 28
No connection 29RB4P
Ground
THIRD LVDS Receiver Signal (A-)
THIRD LVDS Receiver Signal (A+)
THIRD LVDS Receiver Signal (B-)
THIRD LVDS Receiver Signal (B+)
THIRD LVDS Receiver Signal (C-)
THIRD LVDS Receiver Signal (C+)
THIRD LVDS Receiver Signal (E-)
THIRD LVDS Receiver Signal (E+)
FORTH LVDS Receiver Signal (A-)
FORTH LVDS Receiver Signal (A+)
FORTH LVDS Receiver Signal (B-)
FORTH LVDS Receiver Signal (B+)
FORTH LVDS Receiver Signal (C-)
FORTH LVDS Receiver Signal (C+)
Ground
FORTH LVDS Receiver Clock Signal(-)
FORTH LVDS Receiver Clock Signal(+)
Ground
FORTH LVDS Receiver Signal (D-)
FORTH LVDS Receiver Signal (D+)
FORTH LVDS Receiver Signal (E-)
FORTH LVDS Receiver Signal (E+)
Note : 1. All GND (ground) pins should be connected together to the LCD module’s metal frame.
2. LVDS pin (pin No. #22,23,38,39) are used for 10Bit(D) of the LCD module.
If used for 8Bit(R), these pins are no connection.
CN1 CN2
#1#51#1#41
#1#51
CN1 CN2
#1#41
Rear view of LCM
Ver. 0.2
8 / 42
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
Notes :1. GND should be connected to the LCD module’s metal frame.
2. Normal : Low (under 0.7V) / Abnormal :Open
3. High : on duty / Low : off duty, Pin#14 can be opened. ( if Pin #14 is open , EXTVBR-B is 100% )
4. Each impedance of pin #12 and #14 is 40[K], 100[K]
Rear view of LCM
Status
PCB
1
14
1
14
…
…
<Master>
Ver. 0.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
9 / 42
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Product Specification
3-3. Signal Timing Specifications
Table 6 shows the signal timing required at the input of the LVDS transmitter. All of the interface signal
timings should be satisfied with the follow ing specification for normal operation.
Table 6. TIMING TABLE (DE Only Mode)
ITEM Symbol Min Typ Max Unit Note
LC600EUD
Horizontal
Vertical
Frequency
Display
Period
Blank t
Total t
Display
Period
Blank t
Total tVP
ITEM Symbol Min Typ Max Unit Note
DCLK f
Horizontal f
Vertical f
t
HV480480480tCLK 1920 / 4
HB4070200tCLK 1
HP520550680tCLK
t
VV108010801080Lines
VB
CLK 66.97 74.25 78.00 MHz
H121.8 135140 KHz 2
V
20
(228)
1100
(1308)
108
(95)
45
(270)
1125
(1350)
120
(100)
86
(300)
1166
(1380)
122
(104)
Lines1
Lines
2
Hz
NTSC
(PAL)
Note: 1. The input of HSYNC & VSYNC signal does not have an effect on normal operation (DE Only Mode).
If you use spread spectrum of EMI, add some additional clock to minimum value for clock margin.
2. The performance of the electro-optical characteristics may be influenced by variance of the vertical
refresh rate and the horizontal frequency
Ć Timing should be set based on clock frequency.
Ver. 0.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
10 / 42
Global LCD Panel Exchange Center
3-4. LVDS Signal Specification
3-4-1. LVDS Input Signal Timing Diagram
www.panelook.com
LC600EUD
Product Specification
DCLK
First data
Second data
Third data
Forth data
tCLK
0.5 VDD
Invalid data
Invalid data
Invalid data
Invalid data
DE, Data
Valid data
Pixel 0 Pixel 4
Valid data
Pixel 1 Pixel 5
Valid data
Pixel 2 Pixel 6
Valid data
Pixel 3 Pixel 7
0.7VDD
0.3VDD
Invalid data
Invalid data
Invalid data
Invalid data
DE(Data Enable)
DE(Data Enable)
Ver. 0.2
* tHB = tHFP + tWH +tHBP
* tVB = tVFP + tWV +tVBP
1 1080
tVV
tVP
11 / 42
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
3-4-2. LVDS Input Signal Characteristics
1) DC Specification
LVDS -
LVDS +
www.panelook.com
LC600EUD
Product Specification
0V
#VCM= {(LVDS +) + ( LVDS -)}/2
V
CM
V
IN _MAXVIN _MIN
Description Symbol Min Max Unit Note
LVDS Common mode Voltage V
LVDS Input Voltage Range V
CM
IN
1.0 1.5 V -
0.7 1.8 V -
Change in common mode Voltage ǻVCM - 250 mV -
2) AC Specification
TG
clkG
LVDS ClockG
A
LVDS DataG
(GFG
= G1G/GTG
)G
clkG
A
80%
LVDS 1’st Clock
tSKEWG
tSKEWG
clkG
T
clk
LVDS 2nd / 3rd / 4thClock
t
SKEW_min tSKEW_max
Description Symbol Min Max Unit Note
V
100 600 mV
LVDS Differential Voltage
LVDS Clock to Data Skew t
LVDS Clock/DATA Rising/Falling time t
Effective time of LVDS t
LVDS Clock to Clock Skew (Even to Odd) t
1. All Input levels of LVDS signals are based on the EIA 644 Standard.
Note
2. If t
isn’t enough, t
RF
should be meet the range.
eff
3. LVDS Differential Voltage is defined within t
Ver. 0.2
TH
-600 -100 mV
V
TL
SKEW
RF
eff
SKEW_EO
- |(0.25*T
260 |(0.3*T
|·360|
- |1/7* T
eff
)/7| ps-
clk
)/7| ps 2
clk
- ps| ps -
clk
20%
t
RF
Tested with Differential Probe
3
12 / 42
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Loading...
+ 29 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.