0.2September. 02. 20106Change Power Consumption (PBL) - 3D mode
1.0September.03.2010-Final Specification
www.panelook.com
LC550EUQ
Product Specification
RECORD OF REVISIONS
15Change Table 9. (Delete T5, T6ÎT5)
21~22Change Front view / Rear view
46Modify L/R indicator application timing
Ver.1.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
1 /46
www.panelook.com
Global LCD Panel Exchange Center
1. General Description
The LC550EUQ is a Color Active Matrix Liquid Crystal Display with an integral Light Emitting Diode (LED)
backlight system. The matrix employs a-Si Thin Film Transistor as the active element.
It is a transmissive type display operating in the normally black mode. It has a 54.64 inch diagonally measured
active display area with WUXGA resolution (1080 vertical by 1920 horizontal pixel array).
Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes.
Gray scale or the luminance of the sub-pixel color is determined with a 10-bit gray scale signal for each dot.
Therefore, it can present a palette of more than 1.06Bilion colors.
It is intended to support LCD TV, PCTV where high brightness, super wide viewing angle, high color gamut,
high color depth and fast response time are important.
www.panelook.com
LC550EUQ
Product Specification
3D Enable
LVDS Select
L/R Indicator
L/D Enable
LVDS(2Port)
Bit Select
+12.0V
VSYNC, SIN, SCLK, GND
3D Enable
+24.0V, GND, On/Off
ExtV
BR-B
CN3
(51pin)
Shutter Glass Out
General Features
Flash*2
MEMC*2
LED Driver
DDR2*2
EEPROM
SCL
SDA
Timing
Controller
(OPC+DGA+ODC)
Power Circuit
Block
Mini-LVDS(RGB)
G1
Gate Driver Circuit
G1080
V : 2Block
Source Driver Circuit
S1S1920
TFT - LCD
Panel
(1920 Ý RGB Ý 1080
pixels)
H : 8 Block
Local Dimming : 16 Block
Active Screen Size54.64 inches(1387.80mm) diagonal
Outline Dimension1261.6(H) Ý732.4(V) X 11.4(B)/24.2(D)mm (Typ.)
Pixel Pitch0.630 mm x 0.630 mm
Pixel Format1920 horiz. by 1080 vert. Pixels, RGB stripe arrangement
Display ModeTransmissive mode, Normally black
Surface TreatmentHard coating(3H), Anti-reflection treatment of the front polarizer (Reflectanceର 2%)
Ver.1.0
Total 148.2 W (Typ.)
(Logic=11.9 W with T-CON, Backlight=136.3W @ with Driver
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
2 /46
www.panelook.com
Global LCD Panel Exchange Center
2. Absolute Maximum Ratings
The following items are maximum values which, if exceeded, may cause faulty operation or permanent damage
to the LCD module.
Table 1. ABSOLUTE MAXIMUM RATINGS
www.panelook.com
LC550EUQ
Product Specification
ParameterSymbol
Power Input Voltage
Driver Control Voltage
T-Con Option Selection VoltageVLOGIC-0.3+4.0VDC
Operating TemperatureTOP0+50¶C
Storage TemperatureTST-20+60¶C
Panel Front Temperature TSUR-+68¶C4
Operating Ambient HumidityHOP1090%RH
Storage HumidityHST1090%RH
Note
1. Ambient temperature condition (Ta =
LCD CircuitVLCD-0.3+14.0VDC
DriverVBL-0.3+ 27.0VDC
ON/OFFVOFF / VON-0.3+5.5VDC
BrightnessEXTVBR-B0.0+5.5VDC
25 r 2 ¶C )
Value
UnitNote
MinMax
2. Temperature and relative humidity range are shown in the figure below.
Wet bulb temperature should be Max 39¶C, and no condensation of water.
3. Gravity mura can be guaranteed below 40¶C condition.
4. The maximum operating temperatures is based on the test condition that the surface temperature
of display area is less than or equal to 68¶C with LCD module alone in a temperature controlled chamber.
Thermal management should be considered in final product design to prevent the surface temperature of
display area from being over 68. The range of operating temperature may degraded in case of
improper thermal management in final product design.
90%
1
2,3
2,3
60
60%
Ver.1.0
Wet Bulb
Temperature [
10
0
10203040506070800-20
Dry Bulb Temperature [
¶C]
20
30
40
50
40%
Humidity [(%)RH]
10%
¶C]
Storage
Operation
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
3 /46
www.panelook.com
Global LCD Panel Exchange Center
3. Electrical Specifications
3-1. Electrical Characteristics
Table 2. ELECTRICAL CHARACTERISTICS
www.panelook.com
LC550EUQ
Product Specification
ParameterSymbol
MinTypMax
Circuit :
Power Input VoltageVLCD10.812.013.2VDC
Power Input CurrentILCD
Power ConsumptionPLCD
Rush currentIRUSH-
Note
1. The specified current and power consumption are under the V
ࣩ࣭࣮ࣵࣵ࣬ࣨࣴࣳ
-1,9402,520mA2
ࣱࣱࣩ࣭࣭࣭࣪ࣵ࣪
condition whereas mosaic pattern(8 x 6) is displayed and f
Value
ࣩ
=12.0V, Ta=25 r 2¶C, fV=240Hz
LCD
is the frame frequency.
V
15A3
2. The current is specified at the maximum current pattern.
3. The duration of rush current is about 2ms and rising time of power input is 0.5ms (min.).
White : 1023 Gray
Black : 0 Gray
UnitNote
mA1
Watt1
Mosaic Pattern(8 x 6)
Ver.1.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
4 /46
www.panelook.com
Global LCD Panel Exchange Center
Table 3. ELECTRICAL CHARACTERISTICS (Continue)
www.panelook.com
LC550EUQ
Product Specification
ParameterSymbol
LED Driver :
Power Supply Input VoltageVBL22.824.025.2Vdc1
Power Supply Input Current (peak) IBL_A
Power Supply Input Current (In-Rush)Irush
Power ConsumptionPBL
On/Off
Input Voltage for
Control System
Signals
LED :
Life Time30,000Hrs2
Brightness AdjustExtVBR-B1-100%
Pulse Duty Level
(PWM)
PWM Frequency for
NTSC & PAL
OnV on2.5-5.0Vdc
OffV off-0.30.00.7Vdc
High Level2.5-5.0
Low Level0.0-0.7
PAL97100103Hz
NTSC117120123Hz
MinTypMax
-
-
--7.6A
--10.4A
-
Values
5.7
7.8
136.3141.8
64.767.1
6.0
8.3
UnitNotes
AExt VBR-B = 100%
A3D Mode
VBL = 22.8V
Ext VBR-B =100%....4
3D Mode
VBL = 22.8V
Ext VBR-B =100%....4
WExt VBR-B = 100%
W3D Mode
On Duty
Vdc
Vdc
HIGH : on duty
LOW : off duty
6
3
Notes :
1. Electrical characteristics are determined after the unit has been ‘ON’ and stable for approximately 60
minutes at 25·2¶C. The specified current and power consumption are under the typical supply Input voltage
24Vand V
BR (ExtVBR-B : 100%), it is total power consumption.
2. The life time(MTTF) is determined as the time which luminance of the LED is 50% compared to that of initial
value at the typical LED current (ExtVBR-B :100%) on condition of continuous operating in LCM state at
25·2¶C.
3. LGD recommend that the PWM freq. is synchronized with One time harmonic of V_sync signal of system.
Though PWM frequency is over 120Hz (max 252Hz), function of LED Driver is not affected.
4. The duration of rush current is about 10ms.
5. Even though inrush current is over the specified value, there is no problem if I
2
T spec of fuse is satisfied.
6. Ext_PWM Signal have to input available duty range.
Between 99% and 100% ExtVBR-B duty have to be avoided. ( 99% < ExtVBR-B < 100%)
But ExtVBR-B 0% and 100% are available.
High
Available duty range
Low
0%
1%
Ver.1.0
99% 100%Ext_PWM Input Duty
5 /46
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
ዥ
ዥ
www.panelook.com
Product Specification
3-2. Interface Connections
This LCD module employs one kind of interface connection, 51-pin connector is used for the module
electronics and 14-pin connector is used for the integral backlight system.
3-2-1. LCD Module
- LCD Connector : FI-R51S-HF(manufactured by JAE)
(CN3) Refer to below and next Page table
FIRST LVDS Receiver Signal (D-)48VLCDPower Supply +12.0V
FIRST LVDS Receiver Signal (D+)49VLCDPower Supply +12.0V
FIRST LVDS Receiver Signal (E-)50VLCDPower Supply +12.0V
FIRST LVDS Receiver Signal (E+)51VLCDPower Supply +12.0V
36
R2AN
R2AP
R2BN
R2CN
R2CP
R2CLKN
R2CLKP
GND
R2DN
R2DP
R2EN
R2EP
NC
NC
SECOND LVDS Receiver Signal (A-)
SECOND LVDS Receiver Signal (A+)
SECOND LVDS Receiver Signal (B-)
SECOND LVDS Receiver Signal (C-)
SECOND LVDS Receiver Signal (C+)
SECOND LVDS Receiver Clock Signal(-)
SECOND LVDS Receiver Clock Signal(+)
Ground
SECOND LVDS Receiver Signal (D-)
SECOND LVDS Receiver Signal (D+)
SECOND LVDS Receiver Signal (E-)
SECOND LVDS Receiver Signal (E+)
No connection
No connection
LC550EUQ
1. All GND(ground) pins should be connected together to the LCD module’s metal frame.
2. All V
LCD (power input) pins should be connected together.
3. All Input levels of LVDS signals are based on the EIA 644 Standard.
4. Specific pins(pin No. #10) are used for Local Dimming function of the LCD module.
If 3D mode is operated, this pins are necessary ‘L’ status. (Please see the Appendix_
for more information.)
5. LVDS pin (pin No. #24,25,40,41) are used for 10Bit(D) of the LCD module.
6. Specific pins (pin No. #1) are used for selecting 3D/2Dmode.
7. Specific pins (pin No. #9) are output signal from the LCD module
8. Specific pin (pin No. #2, #3) is used for Controlling MEMC Chip register in the LCM Module.
9. Specific pin (pin No. #8) is reserved for 3D input (Frame Sequential Type) Control. (Please see the
Appendix_
Ver.1.0
for more information)
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
6 /46
www.panelook.com
Global LCD Panel Exchange Center
3-2-2. Backlight Module
Master
-LED Driver Connector
: 20022WR-14B1(Yeonho) or Equivalent
- Mating Connector
: 20022HS-14 or Equivalent
Table 5. LED DRIVER CONNECTOR PIN CONFIGURATION
Pin NoSymbolDescriptionNote
www.panelook.com
LC550EUQ
Product Specification
1
2
3
4
5
6
7
8
9
10
11
12
13
14
VBLPower Supply +24.0V
VBLPower Supply +24.0V
VBLPower Supply +24.0V
VBLPower Supply +24.0V
VBLPower Supply +24.0V
GNDBacklight Ground
GNDBacklight Ground
GNDBacklight Ground
GNDBacklight Ground
GNDBacklight Ground
NC
ON/OFF
V
EXTVBR-B
Status
No connection
Backlight ON/OFF control
External PWM
Backlight Status
Notes : 1. GND should be connected to the LCD module’s metal frame.
2. High : on duty / Low : off duty, Pin#13 can be opened. ( if Pin #13 is open , EXTVBR-B is 100% )
3. Normal : Low (Under 0.7V)
Abnormal : High (Over 2.5V)
4. Each impedance of pin #12 and 13 is over
50 [K˟].
1
2
3
Rear view of LCM
PCB
14
…
…
1
<Master>
Ver.1.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
7 /46
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
Product Specification
3-3. Signal Timing Specifications
Table 6 shows the signal timing required at the input of the LVDS transmitter. All of the interface signal
timings should be satisfied with the following specification for normal operation.
Table 6. TIMING TABLE (DE Only Mode)
ITEMSymbolMinTypMaxUnitNote
LC550EUQ
Horizontal
Vertical
Frequency
Display
Period
Blankt
TotaltHP104011001260tCLK
Display
Period
Blankt
Totalt
ITEMSymbolMinTypMaxUnitNote
DCLKf
HorizontalfH64.167.569KHz2
Verticalf
t
HV960960960tCLK1920 / 2
HB80140400tCLK1
t
VV108010801080Lines
VB
VP
CLK70.574.2575MHz
V
20
(228)
1100
(1308)
57
(47.5)
45
(270)
1125
(1350)
60
(50)
86
(300)
1166
(1380)
60.6
(50.5)
Lines1
Lines
2Pixel/CLK, 148.5MHz/2
Hz
NTSC : 57~60.6Hz
(PAL : 47.5~50.5Hz)
2
Note: 1. The input of HSYNC & VSYNC signal does not have an effect on normal operation (DE Only Mode).
If you use spread spectrum of EMI, add some additional clock to minimum value for clock margin.
2. The performance of the electro-optical characteristics may be influenced by variance of the vertical
refresh rate and the horizontal frequency
Timing should be set based on clock frequency.
Ver.1.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
8 /46
www.panelook.com
Global LCD Panel Exchange Center
3-4. LVDS Signal Specification
3-4-1. LVDS Input Signal Timing Diagram
www.panelook.com
LC550EUQ
Product Specification
DCLK
First data
Second data
Third data
Forth data
DE(Data Enable)
tCLK
0.5 VDD
Invalid data
Invalid data
Invalid data
Invalid data
DE, Data
Valid data
Pixel 0
Valid data
Pixel 1
Valid data
Pixel 2
Valid data
Pixel 3
Pixel 4
Pixel 5
Pixel 6
Pixel 7
0.7VDD
0.3VDD
Invalid data
Invalid data
Invalid data
Invalid data
DE(Data Enable)
Ver.1.0
* tHB = tHFP + tWH +tHBP
* tVB = tVFP + tWV +tVBP
11080
tVV
tVP
9 /46
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
3-4-2. LVDS Input Signal Characteristics
1) DC Specification
LVDS -
LVDS +
www.panelook.com
LC550EUQ
Product Specification
V
IN _MAXVIN _MIN
# VCM= {(LVDS +) + ( LVDS - )}/ 2
0V
V
CM
DescriptionSymbolMinMaxUnitNote
LVDS Common mode VoltageV
LVDS Input Voltage RangeV
CM
IN
1.01.5V-
0.71.8V-
Change in common mode VoltageȟVCM250mV-
2) AC Specification
T
clk
LVDS Clock
A
LVDS Data
(F
= 1/T
)
clk
A
LVDS 1’st Clock
LVDS 2nd/ 3rd/ 4thClock
tSKEW
t
SKEW_mintSKEW_max
tSKEW
clk
T
clk
80%
20%
t
RF
DescriptionSymbolMinMaxUnitNote
LVDS Differential Voltage
High Threshold
Low Threshold
LVDS Clock to Data Skewt
LVDS Clock/DATA Rising/Falling timet
Effective time of LVDSt
LVDS Clock to Clock Skew (Even to Odd)t
Note
1. All Input levels of LVDS signals are based on the EIA 644 Standard.
2. If t
isn’t enough, t
RF
should be meet the range.
eff
3. LVDS Differential Voltage is defined within t
Ver.1.0
V
TH
V
TL
SKEW
RF
eff
SKEW_EO
100300mV
-300-100mV
|(0.25*T
260|(0.3*T
)/7|ps-
clk
)/7|ps2
clk
|·360|ps-
|1/7* T
clk|
eff
ps-
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
3
10 /46
www.panelook.com
Global LCD Panel Exchange Center
www.panelook.com
LC550EUQ
Product Specification
360ps
V+
data
Vcm
Vdata
V+
clk
Vcm
0.5tui
tui
VTH
VTL
360ps
teff
tui : Unit Interval
Vclk
Ver.1.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
11 /46
www.panelook.com
Global LCD Panel Exchange Center
࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬
࣭࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ
࣪࣪࣪
࣭࣭࣭࣭࣭࣭࣭࣭࣭ࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜ࣬
࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭ࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜ
࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬
࣭࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ
࣪࣪࣪
࣭࣭࣭࣭࣭࣭࣭࣭࣭ࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜ࣬
࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭ࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜ
࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬
࣭࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ࣬ࣜࣜ
࣪࣪࣪
࣭࣭࣭࣭࣭࣭࣭࣭࣭ࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜ࣬
࣭࣭࣭࣭࣭࣭࣭࣭࣭࣭ࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜࣜ
3-5. Color Data Reference
The brightness of each primary color(red,green,blue) is based on the 10bit gray scale data input for the color.
The higher binary input, the brighter the color. Table 7 provides a reference for color versus data input.