One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
3/39
www.panelook.com
Global LCD Panel Exchange Center
Itisintended
to
support
LCD
TV,PCTV
where
high
brightness
super
wide
viewing
angle
high
color
gamut
r
TFT
-
LCD Panel
g
CN1
13
(4 pin)
OutlineDimension
1244.6
(H)720.9(V)
9.9(B)/23.1(D)
mm
(Typ.)(TBD)
p
)]
p
(yp)[g()(_)]
1. General Description
The LC550EUN is a Color Active Matrix Liquid Crystal Display with an integral Light Emitting Diode (LED)
backlight system. The matrix employs a-Si Thin Film Transistor as the active element.
It is a transmissive display type which is operating in the normally black mode. It has a 54.64 inch diagonally
measured active display area with WUXGA resolution (1080 vertical by 1920 horizontal pixel array).
Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arrayed in vertical stripes.
Gray scale or the luminance of the sub-pixel color is determined with a 8-bit gray scale signal for each dot.
Therefore, it can present a palette of more than 16.7Milion colors.
It has been designed to apply the 8-bit 2-port LVDS interface.
high color depth and fast response time are important.
www.panelook.com
Product Specification
LC550EUN
,
,
,
EPI(RGB)
Control
Signals
Power Signals
Source Driver Circuit
S1S1920
G1
(1920 Ý RGB Ý 1080 pixels)
[Gate In Panel]
G1080
Scanning Block 1
Scanning Block 2
Scanning Block 3
LVDS
2Port
LVDS
Select
OPC/TM
Enable
ExtVBR-B
+12.0V
PWM_OUT
~
(51pin)
CN2
+24.0V, GND, On/Off
LVDS 1,2
Option
signal
I2C
EEPROM
SCL
Timing Controlle
LVDS Rx + OPC + DGA
Power Circuit
SDA
Integrated
Block
LED Driver
General Features
Active Screen Size54.64 inches(1387.80mm) diagonal
Ý
Pixel Pitch0.630 mm x 0.630 mm
Pixel Format1920 horiz. by 1080 vert. Pixels, RGB stripe arrangement
Weight14.5Kg (Typ.) (TBD)
Display ModeTransmissive mode, Normally black
Surface TreatmentHard coating(2H), Anti-glare treatment of the front polarizer (Haze 10%)
tionTotal 109.6W (Typ.) [Logic= 7.2W, LED Driver=102.4W(TBD) (ExtVbr_B=100%
2
(Center 1point ,Typ.)
Ý
Ver. 0.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
4/39
www.panelook.com
Global LCD Panel Exchange Center
g
CCcut
C
03
0
C
g
gp
3. G
40
¶
C
diti
2. Absolute Maximum Ratings
The following items are maximum values which, if exceeded, may cause faulty operation or permanent damage
to the LCD module.
Table 1. ABSOLUTE MAXIMUM RATINGS
www.panelook.com
LC550EUN
Product Specification
ParameterSymbol
L
D
ir
Power Input Voltage
Driver Control Voltage
T-Con Option Selection VoltageVLOGIC-0.3+4.0VDC
Operating TemperatureTOP0+50
Stora
e TemperatureTST-20+60
Panel Front Temperature TSUR-+68
Operating Ambient HumidityH
Storage HumidityH
Note
1. Ambient temperature condition (Ta = 25 r 2 ¶C )
DriverV
ON/OFFV
BrightnessEXTVBR-B0.0+3.6VDC
i
VL
D-
BL-0.3+ 27.0VDC
OFF / VON-0.3+5.5VDC
OP1090%RH
ST1090%RH
Value
MinMax
.
+14.
UnitNote
VD
¶C
¶C
¶C
2. Temperature and relative humidity range are shown in the figure below.
Wet bulb temperature should be Max 39¶C, and no condensation of water.
ravity mura can be guaranteed below
con
on.
4. The maximum operating temperatures is based on the test condition that the surface temperature
of display area is less than or equal to 68¶C with LCD module alone in a temperature controlled chamber.
Thermal management should be considered in final product design to prevent the surface temperature of
display area from being over 68к. The range of operating temperature may be degraded in case of
improper thermal management in final product design.
90%
1
2,3
4
2,3
60
60%
Storage
Operation
40
50
40%
Humidity [(%)RH]
10%
¶C]
Wet Bulb
Temperature [
0
Ver. 0.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
¶C]
30
20
10
10203040506070800-20
Dry Bulb Temperature [
5/39
www.panelook.com
Global LCD Panel Exchange Center
3-1. Electrical Ch
Circuit :
3. Electrical Specifications
aracteristics
It requires two power inputs. One is employed to power for the LCD circuit. The other Is used for the LED
backlight and LED Driver circuit.
Table 2. ELECTRICAL CHARACTERISTICS
www.panelook.com
LC550EUN
Product Specification
ParameterSymbol
MinTypMax
Power Input VoltageVLCD10.812.013.2VDC
Power Input CurrentILCD
Power ConsumptionP
Rush currentI
Brightness Adjust for Back Light
LCD7.2(TBD)9.36(TBD)Watt1
RUSH--5.0A 3
ExtV
ExtV
Frequency
BR-B
BR-B
-600(TBD)780(TBD)mA1
-990(TBD) 1287(TBD)mA2
1
(TBD)
4050Hz
Value
-100%
6080Hz
Note
1. The specified current and power consumption are under the V
condition whereas mosaic pattern(8 x 6) is displayed and f
=12.0V, Ta=25 r 2¶C, fV=60Hz
LCD
is the frame frequency.
V
2. The current is specified at the maximum current pattern.
3. The duration of rush current is about 2ms and rising time of power input is 0.5ms (min.).
UnitNote
White : 255 Gray
Black : 0 Gray
Mosaic Pattern(8 x 6)
Ver. 0.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
6/39
www.panelook.com
Global LCD Panel Exchange Center
value at the typical LED current (ExtVBR
:100%) on condition of continuous operating in LCM state at
Table 3. ELECTRICAL CHARACTERISTICS (Continue)
ParameterSymbolUnitNotes
LED Driver :
Power Supply Input VoltageVBL22.824.025.2Vdc1
www.panelook.com
LC550EUN
Product Specification
Values
MinTypMax
Power Supply Input Current IBL
Power Supply Input Current (In-Rush)In-rush--
Power ConsumptionPBL-
Input Voltage for
Control System
Signals
LED :
Life Time30,00050,000Hrs2
On/Off
OnV on2.5-5.0Vdc
OffV off-0.30.00.7Vdc
-
4.3
(TBD)
102.4
(TBD)
4.6
(TBD)
10
(TBD)
110.3
(TBD)
A1
VBL = 22.8V
A
Ext VBR-B = 100%
3
W1
Notes :
1. Electrical characteristics are determined after the unit has been ‘ON’ and stable for approximately 60
minutes at 25·2¶C. The specified current and power consumption are under the typical supply Input voltage
24Vand V
BR (ExtVBR-B : 100%), it is total power consumption.
2. The life time (MTTF) is determined as the time which luminance of the LED is 50% compared to that of initial
-B
25·2¶C.
3. The duration of rush current is about 200ms. This duration is applied to LED on time.
2
4. Even though inrush current is over the specified value, there is no problem if I
T spec of fuse is satisfied.
Ver. 0.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
7/39
www.panelook.com
Global LCD Panel Exchange Center
This LCD module employs two kinds of interface connection, 51
pin connector is used for the module
8
External PWM (from System)
34
g
)
g(
)
25
NC
No Connection
51
VLCD
Power Supply +12.0V
3-2. Interface Connections
electronics and 14-pin connector is used for the integral backlight system.
3-2-1. LCD Module
- LCD Connector(CN1): FI-R51S-HF(manufactured by JAE) or compatible
- Mating Connector : FI-R51HL(JAE) or compatible
Table 4. MODULE CONNECTOR(CN1) PIN CONFIGURATION
NoSymbolDescriptionNoSymbolDescription
1
2
3
4
5
6
7
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
NC
NC
NC
NC
NC
NC
LVDS Select
ExtVBR-B
NC
OPC/TM Enable ‘H’ = Enable , ‘L’ or NC = Disable
GND
R1AN
R1AP
R1BN
R1BP
R1CN
R1CP
GND
R1CLKN
R1CLKP
GND
R1DN
R1DP
NC
No Connection (Note 4)
No Connection (Note 4)
No Connection (Note 4)
No Connection (Note 4)
No Connection (Note 4)
No Connection (Note 4)
ಫHಬ =JEIDA , ಫLಬ or NC = VESA
No Connection (Note 4)
Ground
FIRST LVDS Receiver Signal (A-)
FIRST LVDS Receiver Signal (A+)
FIRST LVDS Receiver Signal (B-)
FIRST LVDS Receiver Signal (B+)
FIRST LVDS Receiver Si
FIRST LVDS Receiver Signal (C+)
Ground
FIRST LVDS Receiver Clock Signal(-)
FIRST LVDS Receiver Clock Signal(+)
SECOND LVDS Receiver Signal (A+)
SECOND LVDS Receiver Signal (B-)
SECOND LVDS Receiver Signal (B+)
SECOND LVDS Receiver Signal (C-)
SECOND LVDS Receiver Signal (C+)
Ground
SECOND LVDS Receiver Clock Signal(-)
SECOND LVDS Receiver Clock Signal(+)
Ground
SECOND LVDS Receiver Signal (D-)
SECOND LVDS Receiver Signal (D+)
No Connection
No Connection
No Connection
No Connection
LC550EUN
26
Note
NC or GND
No Connection or Ground
1. All GND(ground) pins should be connected together to the LCD module’s metal frame.
2. All V
LCD (power input) pins should be connected together.
---
3. All Input levels of LVDS signals are based on the EIA 644 Standard.
4. #1~#6 & #9 NC (No Connection): These pins are used only for LGD (Do not connect)
5. Specific pins(pin No. #10) are used for OPC function of the LCD module.
If not used, these pins are no connection. (Please see the Appendix VI for more information.)
6. Specific pin No. #44 is used for “No signal detection” of system signal interface.
It should be GND for NSB(No Signal Black) during the system interface signal is not.
If this pin is “H”, LCD Module displays AGP(Auto Generation Pattern).
Ver. 0.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
8/39
www.panelook.com
Global LCD Panel Exchange Center
Mast
Pin No
Symbol
Description
Note
3.The
impedance
of
pin#12isover
TBD[K
]
3-2-2. Backlight Module
er
-LED Driver Connector
: 20022WR - H14B2(Yeonho) or Equivalent
- Mating Connector
: 20022HS - 14B2 or Equivalent
Table 5. LED DRIVER CONNECTOR PIN CONFIGURATION
www.panelook.com
LC550EUN
Product Specification
1
2
3
4
5
6
7
8
9
10
11
12
13
14
VBLPower Supply +24.0V
VBLPower Supply +24.0V
VBLPower Supply +24.0V
VBLPower Supply +24.0V
VBLPower Supply +24.0V
GND
GND
GND
GND
GND
Status
ON/OFF
V
NC
NC
Backlight Ground
Backlight Ground
Backlight Ground
Backlight Ground
Backlight Ground
Back Light Status
Backlight ON/OFF control
Don’t care
Don’t care
Notes :1. GND should be connected to the LCD module’s metal frame.
2. Normal : Low (under 0.7V) / Abnormal : Open
.
1
2
3
◆ Rear view of LCM
PCB
1
14
…
1
14
…
<Master>
Ver. 0.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
9/39
www.panelook.com
Global LCD Panel Exchange Center
Horizontal
fH57.3
67.570KHz
2
If
EMI
dditi
3-3. Signal Timing Specifications
Table 6 shows the signal timing required at the input of the LVDS transmitter. All of the interface signal
timings should be satisfied with the following specification for normal operation.
Table 6. TIMING TABLE (DE Only Mode)
ITEMSymbolMinTypMaxUnitNote
www.panelook.com
LC550EUN
Product Specification
Horizontal
Vertical
Frequency
Display
Period
Blankt
TotaltHP106011001200tCLK
Display
Period
Blankt
TotaltVP
ITEMSymbolMinTypMaxUnitNote
DCLKfCLK63.0074.2578.00MHz
VerticalfV
t
HV960960960tCLK1920 / 2
HB100140240tCLK1
t
VV108010801080Lines
VB
20
(228)
1100
(1308)
57
(47)
45
(270)
1125
(1350)
60
(50)
69
(300)
1149
(1380)
63
(53)
Lines1
Lines
Hz
NTSC : 57~63Hz
(PAL : 47~53Hz)
2
Note: 1. The input of HSYNC & VSYNC signal does not have an effect on normal operation (DE Only Mode).
you use spread spectrum of
, add some a
onal clock to minimum value for clock margin.
2. The performance of the electro-optical characteristics may be influenced by variance of the vertical
refresh rate and the horizontal frequency
ϡ Timing should be set based on clock frequency.
Ver. 0.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
10 /39
www.panelook.com
Global LCD Panel Exchange Center
0.5VDD
Valid data
t
3-4. LVDS Signal Specification
3-4-1. LVDS Input Signal Timing Diagram
www.panelook.com
LC550EUN
Product Specification
DE, Data
DCLK
First data
Second data
0.7VDD
0.3VDD
tCLK
Invalid data
Invalid data
DE(Data Enable)
Valid data
Pixel 0,0
Pixel 1,0
tHP
Pixel 2,0
Pixel 3,0
Invalid data
Invalid data
tHV
DE(Data Enable)
Ver. 0.0
11080
VV
tVP
11 /39
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
1) DC S
ificati
# V
{(LVDS+)
(
LVDS-)}/
2
2) AC Specification
A
3-4-2. LVDS Input Signal Characteristics
pec
on
LVDS -
LVDS +
www.panelook.com
LC550EUN
Product Specification
V
CM
=
0V
CM
+
V
IN _MAXVIN _MIN
DescriptionSymbolMinMaxUnitNote
LVDS Common mode VoltageV
LVDS Input Voltage RangeV
CM
IN
1.01.5V-
0.71.8V-
Change in common mode VoltageVCM-250mV-
T
clk
LVDS Clock
A
LVDS Data
(F
= 1/T
)
clk
LVDS 1’st Clock
LVDS 2nd/ 3rd/ 4thClock
tSKEW
t
SKEW_mintSKEW_max
tSKEW
clk
T
clk
80%
20%
t
RF
DescriptionSymbolMinMaxUnitNote
LVDS Differential Voltage
High Threshold
Low Threshold
LVDS Clock to Data Skewt
LVDS Clock/DATA Rising/Falling timet
V
TH
V
TL
SKEW
RF
Effective time of LVDSt
LVDS Clock to Clock Skew (Even to Odd)t
Note
1. All Input levels of LVDS signals are based on the EIA 644 Standard.
2. If t
isn’t enough, t
RF
should be meet the range.
eff
SKEW_EO
3. LVDS Differential Voltage is defined within t
Ver. 0.0
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
100300mV
-300-100mV
-|(0.25*T
260|(0.3*T
|·360|
-|1/7* T
eff
)/7|ps-
clk
)/7|ps2
clk
-ps-
|ps-
clk
3
12 /39
www.panelook.com
Loading...
+ 27 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.