LG Display LC550EUG-PFF1 Specification

( ) Preliminary Specification
(●) Final Specification
Title 55.0” WUXGA TFT LCD
LC550EUG
Product Specification
SPECIFICATION
FOR
APPROVAL
BUYER LGE
MODEL
APPROVED BY
/
/
/
SIGNATURE
DATE
SUPPLIER LG Display Co., Ltd.
SUFFIX PFF1 (RoHS Verified)
APPROVED BY
H. S. Song / Team Leader
REVIEWED BY
D. W. Lee / Project Leader
PREPARED BY
C. H. Yu / Engineer
SIGNATURE
DATE
Please return 1 copy for your confirmation with
your signature and comments.
Ver. 1.0
TV Product Development Dept.
LG Display Co., Ltd.
1 /37
Product Specification
CONTENTS
LC550EUG
Number ITEM
COVER
CONTENTS
RECORD OF REVISIONS 3
1 GENERAL DESCRIPTION
2 ABSOLUTE MAXIMUM RATINGS
3 ELECTRICAL SPECIFICATIONS
3-1 ELECTRICAL CHARACTERISTICS
3-2 INTERFACE CONNECTIONS
3-3 SIGNAL TIMING SPECIFICATIONS
3-4 PANEL PIXEL STRUCTURE
3-5 POWER SEQUENCE
4 OPTICAL SPECIFICATIONS
5 MECHANICAL CHARACTERISTICS
6 RELIABILITY
Page
1
2
4
5
6
6
9
12
13
14
15
21
24
7 INTERNATIONAL STANDARDS
7-1 SAFETY
7-2 EMC 25
7-3 Environment
8 PACKING
8-1 DESIGNATION OF LOT MARK
8-2 PACKING FORM
9 PRECAUTIONS 27
9-1 MOUNTING PRECAUTIONS 27
9-2 OPERATING PRECAUTIONS
9-3 ELECTROSTATIC DISCHARGE CONTROL 28
9-4 PRECAUTIONS FOR STRONG LIGHT EXPOSURE
9-5 STORAGE 28
9-6 OPERAGING CONDITION GUIDE 28
Ver. 1.0
25
25
25
26
26
26
28
28
2 /37
Product Specification

RECORD OF REVISIONS

Revision No. Revision Date Page Description
0.0 AUG, 15, 2012 - Preliminary Specification (First Draft)
0.1 Oct. 29. 2012 - Updated TBD Spec.
22,23 Updated LCM mechanical drawing.
0.2 Nov. 27. 2012 15 Updated Color Coordinates
32 Updated LED Spec.
Final Draft.-Dec, 13, 20121.0
LC550EUG
Ver. 1.0
3 /37
LC550EUG
Product Specification

1. General Description

The LC550EUG is a Color Active Matrix Liquid Crystal Display with an integral Light Emitting Diode (LED) bac k li ght s y st em. T h e m a tr i x em plo ys a - Si T h in Fi l m T ra n s is t or as th e a c tiv e e lem e nt. It is a transmissive display type which is operating in the normally black mode. It has a 54.64 inch diagonally measured active display area with WUXGA resolution (1080 vertical by 1920 horizontal pixel array). Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arrayed in vertical stripes. Gray scale or the luminance of the sub-pixel color is determined with a 8-bit gray scale signal for each dot. Therefore, it can present a palette of more than 16.7M(true) colors. It is intended to support LCD TV, PCTV where high brightness, super wide viewing angle, high color gamut, high color depth and fast response time are important.
Power (VCC, VDD, HVDD, VGH, VGL)
Gate Control Signal
Gamma Reference Voltage
EPI (RGB & Control signal) for Left drive
Power (VCC, VDD, HVDD, VGH, VGL)
Gate Control Signal
Gamma Reference Voltage
EPI (RGB & Control Signal) for Right drive
LED Anode
LED Cathode
CN201 (8Pin) CN202 (8pin)
CN1
(50pin)
CN2
(50pin)
S1 S1920
G1
G1080
Source Driver Circuit
TFT - LCD Panel
(1920 × RGB × 1080 pixels)
[Gate In Panel]
Back light Assembly
General Features
Active Screen Size 54.64 inches(1387.80mm) diagonal
Outline Dimension
Pixel Pitch 0.630 mm x 0.630 mm
Pixel Format 1920 horiz. by 1080 vert. Pixels, RGB stripe arrangement
Color Depth 8-bit, 16.7 M colors (1.06B colors @ 10 bit (D) System Output )
Drive IC Data Interface
Luminance, White 400cd/m2 (Center 1point ,Typ.)
1229.4 X 706.3 X 9.9(B)/21.9(D)
Source D-IC : 8-bit EPI, gamma reference voltage, and control signals Gate D-IC : Gate In Panel
Viewing Angle (CR>10) Viewing angle free ( R/L 178 (Min.), U/D 178 (Min.))
Power Consumption
Weight 15.0Kg (Typ.)
Display Mode Transmissive mode, Normally black
Surface Treatment Hard coating(2H), Anti-glare treatment of the front polarizer (Haze < 1%)
Ver. 1.0
Total 81.58 W (Typ.) (Logic= 7.28 W with T-CON
LED Backlight=74.3W ( IF_cathode=150 mA)
4 /37
LC550EUG
Product Specification

2. Absolute Maximum Ratings

The following items are maximum values which, if exceeded, may cause faulty operation or permanent damage to the LCD module.
Table 1. ABSOLUTE MAXIMUM RATINGS
Parameter Symbol
Min Max
Logic & EPI Power Voltage VCC -0.5 +2.2 VDC
Gate High Voltage VGH +18.0 +30.0 VDC
Gate Low Voltage VGL -8.0 -4.0 VDC
Value
Unit Note
Source D-IC Analog Voltage VDD -0.3 +18.0 VDC
Gamma Ref. Voltage (Upper) VGMH ½VDD-0.5 VDD+0.5 VDC
Gamma Ref. Voltage (Low) VGML -0.3 ½ VDD+0.5 VDC
LED Input Voltage VF - +97.5 VDC
Panel Front Temperature TSUR - +68 °C 4
Operating Temperature TOP 0 +50 °C
Storage Temperature TST -20 +60 °C
Operating Ambient Humidity HOP 10 90 %RH
Storage Humidity HST 10 90 %RH
Note
1. Ambient temperature condition (Ta = 25 ± 2 °C )
2. Temperature and relative humidity range are shown in the figure below.
Wet bulb temperature should be Max 39°C, and no condensation of water.
3. Gravity mura can be guaranteed below 40°C condition.
4. The maximum operating temperatures is based on the test condition that the surface temperature
of display area is less than or equal to 68°C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 68. The range of operating temperature may be degraded in case of improper thermal management in final product design.
90%
60
60%
1
2,3
Ver. 1.0
Wet Bulb Temperature [°C]
20
10
0
10 20 30 40 50 60 70 800-20
Dry Bulb Temperature [°C]
30
40
50
40%
10%
Storage
Operation
Humidity [(%)RH]
5 /37
LC550EUG
Product Specification
3. Electrical Specifications
3-1. Electrical Characteristics
It requires several power inputs. The VCC is the basic power of LCD Driving power sequence, Which is used to logic power voltage of Source D-IC and GIP.
Table 2. ELECTRICAL CHARACTERISTICS
Parameter Symbol Condition MIN TYP MAX Unit Note
Logic Power Voltage VCC - 1.62 1.8 1.98
Logic High Level Input Voltage VIH - 1.4 - VCC Logic Low Level Input Voltage VIL - 0 - 0.4 Source D-IC Analog Voltage VDD - 15.8 16.0 16.2
Half Source D-IC Analog Voltage
Gamma Reference Voltage
Common Voltage Vcom Reverse 6.75 7.05 7.35 V
EPI input common voltage VCM LVDS Type 0.8 VCC/2 1.3 V
EPI input differential voltage Vdiff - 150 - 500 mV
EPI Input eye diagram Veye - 90 - - mV
Gate High Voltage VGH
Gate Low Voltage VGL
GIP Bi-Scan Voltage
GIP Refresh Voltage
GIP Start Pulse Voltage VST - VGL - VGH V GIP Operating Clock GCLK - VGL - VGH V Total Power Current Total Power Consumption
H_VDD - 7.8 8.0 8.2
V
GMH
V
GML
VGI_P - VGL - - VDC
VGI_N - - - VGH VDC
VGH
even/odd
ILCD - - 607 758 mA 1
PLCD - - 7.28 9.1 Watt 1
(GMA1 ~ GMA9) H_VDD+0.2V - VDD-0.2
(GMA10 ~ GMA18) 0.2 - H_VDD-0.2V
@ 25 27.7 28 28.3 VDC
@ 0 29.7 30 30.3 VDC
-
- VGL - VGH V
-6.8 -7 -7.2 VDC
VDC
VDC VDC VDC
VDC 6
VDC
VDC
5
Note:
Ver. 1.0
1. The specified current and power consumption are under the VLCD=12V., 25 ± 2°C, fV=60Hz
condition whereas mosaic pattern(8 x 6) is displayed and fVis the frame frequency.
2. The above spec is based on the basic model.
3. All of the typical gate voltage should be controlled within 1% voltage level
4. Ripple voltage level is recommended under ±5% of typical voltage
5. In case of EPI signal spec, refer to Fig 2 for the more detail.
6. HVDD Voltage level is half of VDD and it should be between Gamma9 and Gamma10.
6 /37
VGH
VGHM
GND
VGL
LC550EUG
Product Specification
Without GPM With GPM
FIG. 1 Gate Output Wave form without GPM and with GPM
EPI +
0 V
0 V
Vdiff
Vdiff
(Differential Probe)
(Differential Probe)
(Differential Probe)(Differential Probe)
FIG. 2-1 EPI Differential signal characteristics
EPI -
0 V
1 UI
0.5 UI
B1 B2
(Differential Probe)
(Differential Probe)
(Differential Probe)(Differential Probe)
FIG. 2-2 Eye Pattern of EPI Input
Vdiff
(Active Probe)
(Active Probe)
(Active Probe)(Active Probe)
Vcm
Veye
Veye
Ver. 1.0
****Source PCB
Source PCB
Source PCBSource PCB
FIG. 3 Measure point
7 /37
Product Specification
Table 3. ELECTRICAL CHARACTERISTICS (Continue)
LC550EUG
Parameter Symbol
Backlight Assembly :
Forward Current (one array)
Forward Voltage V Forward Voltage Variation V
Power Consumption P
Burst Dimming Duty On duty 1 100 %
Burst Dimming Frequency 1/T 95 182 Hz 8
LED Array :
Life Time 30,000 50,000 Hrs 7
The design of the LED driver must have specifications for the LED array in LCD Assembly.
Note :
Anode I
Cathode I
F (anode)
F (cathode)
F
F
BL
Min Typ Max
142.5 150 157.5 mAdc
75.0 82.5 87.5 Vdc 4
Values
450 mAdc
1.7 Vdc 5
74.3 78.8 W 6
Unit Note
The electrical characteristics of LED driver are based on Constant Current driving type. The performance of the LED in LCM, for example life time or brightness, is extremely influenced by the characteristics of the LED Driver. So, all the parameters of an LED driver should be carefully designed. When you design or order the LED driver, please make sure unwanted lighting caused by the mismatch of the LED and the driver (no lighting, flicker, etc) has never been occurred. When you confirm it, the LCD– Assembly should be operated in the same condition as installed in your instrument.
1. Electrical characteristics are based on LED Array specification.
2. Specified values are defined for a Backlight Assembly. (IBL : 2 LED array/LCM)
3.Each LED array has one anode terminal and 3 cathode terminals. The forward current(IF) of the anode terminal is 450mA and it supplies 150mA into 3 strings, respectively
±5%
2, 3
1string(25 LED PKG)
450mA
Anode#1
° ° °
° ° °
° ° °
Cathode #1
150mA
Cathode #2
150mA
Cathode #3
150mA
1 Array (3 Strings)
4. The forward voltage(VF) of LED array depends on ambient temperature (Appendix-V)
5. ΔVFmeans Max VF-Min VFin one Backlight. So VFvariation in a Backlight isn’t over Max. 1.7V
6. Maximum level of power consumption is measured at initial turn on.
Typical level of power consumption is measured after 1hrs aging at 25 ± 2°C.
7. The life time(MTTF) is determined as the time at which brightness of the LED is 50% compared to that of
initial value at the typical LED current on condition of continuous operating at 25 ± 2°C, based on duty 100%.
8. The reference method of burst dimming duty ratio.
It is recommended to use synchronous V-sync frequency to prevent waterfall (Vsync x 2 =Burst Frequency) Though PWM frequency is over 182Hz (max252Hz), function of backlight is not affected.
Ver. 1.0
8 /37
LC550EUG
Product Specification
3-2. Interface Connections
This LCD module employs two kinds of interface connection, two 50-pin FFC connector are used for the module electronics and 8-pin / 8-pin connectors are used for the integral backlight system.
3-2-1. LCD Module
-LCD Connector (CN1): TF06L-50S-0.5SH (Manufactured by HRS) or Compatible
Table 3-1. MODULE CONNECTOR(CN1) PIN CONFIGURATION
No Symbol Description No Symbol Description
1 LTD_OUT LTD OUTPUT 26 GND Ground
2 NC No Connection 27 EPI2- EPI Receiver Signal(2-)
3 GCLK1 GIP GATE Clock 1 28 EPI2+ EPI Receiver Signal(2+)
4 GCLK2 GIP GATE Clock 2 29 GND Ground
5 GCLK3 GIP GATE Clock 3 30 GND Ground
6 GCLK4 GIP GATE Clock 4 31 EPI1- EPI Receiver Signal(1-)
7 GCLK5 GIP GATE Clock 5 32 EPI1+ EPI Receiver Signal(1+)
8 GCLK6 GIP GATE Clock 6 33 GND Ground
9 VGI_N GIP Bi-Scan (VGI_N = VGH) 34 VCC
10 VGI_P GIP Bi-Scan (VGI_P = VGL) 35 Vterm Vterm Power Voltage
11 VGH_ODD GIP Panel VDD for Odd GATE TFT 36 LOCKOUT3 LOCKOUT3
12 VGH_EVEN GIP Panel VDD for Even GATE TFT 37 NC No Connection
13 VGL GATE Low Voltage 38 GND Ground
14 VST VERTICAL START PULSE 39 GMA 18 GAMMA VOLTAGE 18 (Output From LCD)
15 GIP_Reset GIP Reset 40 GMA 16 GAMMA VOLTAGE 16
16 VCOM_L_FB VCOM Left Feed-Back Output 41 GMA 15 GAMMA VOLTAGE 15
17 VCOM_L VCOM Left Input 42 GMA 14 GAMMA VOLTAGE 14
18 GND Ground 43 GMA 12 GAMMA VOLTAGE 12
19 VDD Driver Power Supply Voltage 44 GMA 10 GAMMA VOLTAGE 10 (Output From LCD)
20 VDD Driver Power Supply Voltage 45 GMA 9 GAMMA VOLTAGE 9 (Output From LCD)
21 H_VDD Half Driver Power Supply Voltage 46 GMA 7 GAMMA VOLTAGE 7
22 GND Ground 47 GMA 5 GAMMA VOLTAGE 5
23 EPI3- EPI Receiver Signal(3-) 48 GMA 4 GAMMA VOLTAGE 4
24 EPI3+ EPI Receiver Signal(3+) 49 GMA 3 GAMMA VOLTAGE 3
25 GND Ground 50 GMA 1 GAMMA VOLTAGE 1(Output From LCD)
Logic & EPI Power Voltage
Note :
1. Please refer to application note for details. (GIP & Half VDD & Gamma Voltage setting)
Ver. 1.0
9 /37
Product Specification
-LCD Connector (CN1): TF06L-50S-0.5SH (Manufactured by HRS) or Compatible
Table 3-2. MODULE CONNECTOR(CN2) PIN CONFIGURATION
No Symbol Description No Symbol Description
LC550EUG
1 GMA 1 GAMMA VOLTAGE 1 (Output From LCD)
2 GMA 3 GAMMA VOLTAGE 3
3 GMA 4 GAMMA VOLTAGE 4
4 GMA 5 GAMMA VOLTAGE 5
5 GMA 7 GAMMA VOLTAGE 7
6 GMA 9 GAMMA VOLTAGE 9 (Output From LCD)
7 GMA 10 GAMMA VOLTAGE 10 (Output From LCD)
8 GMA 12 GAMMA VOLTAGE 12
9 GMA 14 GAMMA VOLTAGE 14
10 GMA 15 GAMMA VOLTAGE 15
11 GMA 16 GAMMA VOLTAGE 16
12 GMA 18 GAMMA VOLTAGE 18 (Output From LCD)
13 GND Ground
LOCKOUT6 LOCKOUT6 39 VGH_EVEN GIP Panel VDD for Even GATE TFT
14
15
LOCKIN3 LOCKIN3 40 VGH_ODD GIP Panel VDD for Odd GATE TFT
Vterm Vterm Power Voltage 41 VGI_P GIP Bi-Scan (VGI_P = VGL)
16
17 VCC
18
GND Ground 43 GCLK6 GIP GATE Clock 6
EPI6- EPI Receiver Signal(6-) 44 GCLK5 GIP GATE Clock 5
19
20
EPI6+ EPI Receiver Signal(6+) 45 GCLK4 GIP GATE Clock 4
21 GND Ground
22 GND Ground
EPI5- EPI Receiver Signal(5-) 48 GCLK1 GIP GATE Clock 1
23
EPI5+ EPI Receiver Signal(5+) 49 NC No Connection
24
25 GND Ground
Note :
1. Please refer to application note for details.
Logic & EPI Power Voltage
26 GND Ground
27 EPI1- EPI Receiver Signal(4-)
28 EPI1+ EPI Receiver Signal(4+)
29 GND Ground
30 H_VDD Half Driver Power Supply Voltage
31 VDD Driver Power Supply Voltage
32 VDD Driver Power Supply Voltage
33 GND Ground
34 VCOM_R VCOM Right Input
35 VCOM_R_FB VCOM Right Feed-Back Output
36 GIP_Reset GIP Reset
37 VST VERTICAL START PULSE
38 VGL GATE Low Voltage
42 VGI_N GIP Bi-Scan (VGI_N = VGH)
46 GCLK3 GIP GATE Clock 3
47 GCLK2 GIP GATE Clock 2
50 LTD_OUT LTD OUTPUT
(GIP & Half VDD & Gamma Voltage setting)
CN 1
#36
Source Left PCB
Source Right PCB
CN 2
#1 #50
#14
#15
#1 #50
Ver. 1.0
LOCK6
To SOC ( or T-Con)
LTD OUTPUT
LOCK3
System (or Control) PCB
10 /37
3-2-2. Backlight Module
LC550EUG
Product Specification
[ CN201 ]
1) LED Array assy Connector (Plug)
: HS100-L08N-N62 (black color, manufactured by UJU)
2) Mating Connector (Receptacle)
: IS100-L08T-C46 (black color, manufactured by UJU)
[ CN202 ]
1) LED Array assy Connector (Plug)
: HS100-L08N-N62-A (natural color, manufactured by UJU)
2) Mating Connector (Receptacle)
: IS100-L08T-C46-A (natural color, manufactured by UJU)
Table 4. BACKLIGHT CONNECTOR PIN CONFIGURATION(CN201,CN202)
No Symbol(CN201)
1 L1 Cathode
2 L2 Cathode
3 L3 Cathode
4 N.C
5 N.C
6 N.C
7 N.C
8 Anode_L
Description
LED Output Current
LED Output Current
LED Output Current
Open
Open
Open
Open
LED Input Current for L1~L3
Note
No Symbol(CN202)
1 Anode_R
2 N.C
3 N.C
4 N.C
5 N.C
6 R1 Cathode
7 R2 Cathode
8 R3 Cathode
Description
LED Input Current for R1~R3
Open
Open
Open
Open
LED Output Current
LED Output Current
LED Output Current
Note
Rear view of LCM
Rear
1
L
Ver. 1.0
87654321
CNT 201 CNT 202
Power Board
Power Board
Power BoardPower Board
2
L
3
L
87654321
1
R
2
R
3
R
11 /37
3-3. Signal Timing Specifications
Table 5. Timing Requirements
Parameter Symbol Condition Min Typ Max Unit notes
LC550EUG
Product Specification
Unit Interval
Effective Veye width time
Modulation Ratio of SSC
1stdata to SOE rising time
SOE rising to last data
Last data to SOE falling
EPI Bandwidth
notes :
1. VModulation Ratio of SSC for 20KHz ~ 100kHz Modulation Frequency is calculated by
UI
B1&B2
Vspread
Ts1
Ts4
Ts5
BW
- 1.37 1.44 1.70 ns
- 0.25 - - UI Fig. 2
@100KHz - - 2 % 1
- 3 - - Packet Fig.4
0 - - Packet Fig.4
- 10 - - Packet Fig.4
- 0.588 - 0.728 GBPS
(7 – 0.05*Fmod), where Fmod unit is KHz.
Ver. 1.0
FIG 4. SOE Width & Timing
12 /37
Loading...
+ 25 hidden pages