LG Display LC550DUN-SFU2 Specification

() Preliminary Specification ( ) Final Specification
Title 55.0” WUXGA TFT LCD
LC550DUN
Product Specification
SPECIFICATION
FOR
APPROVAL
BUYER KONKA
MODEL
APPROVED BY
/
/
/
SIGNATURE
DATE
SUPPLIER LG Display Co., Ltd.
*MODEL LC550DUN
APPROVED BY
Y.S. Park / Team Leader
REVIEWED BY
K.Y. Jeong / Project Leader
PREPARED BY
J.K. Kim / Engineer
SIGNATURE
DATE
Please return 1 copy for your confirmation with
your signature and comments.
Ver. 0.2
TV Product Development Dept.
LG Display Co., Ltd.
Product Specification
CONTENTS
LC550DUN
Number ITEM
COVER CONTENTS
RECORD OF REVISIONS
1 GENERAL DESCRIPTION 2 ABSOLUTE MAXIMUM RATINGS 3 ELECTRICAL SPECIFICATIONS
3-1 ELECTRICAL CHARACTERISTICS 3-2 INTERFACE CONNECTIONS 3-3 SIGNAL TIMING SPECIFICATIONS
3-4 LVDS SIGNAL SPECIFICATION 3-5 COLOR DATA REFERENCE
3-6 POWER SEQUENCE 4 OPTICAL SPECIFICATIONS 5 MECHANICAL CHARACTERISTICS
Page
0 1
2 3 4 5 5 7 9
11 14 15 17 23
6 RELIABILITY 7 INTERNATIONAL STANDARDS
7-1 SAFETY
7-2 EMC
7-3 ENVIRONMENT 8 PACKING
8-1 DESIGNATION OF LOT MARK
8-2 PACKING FORM
9 PRECAUTIONS
9-1 MOUNTING PRECAUTIONS
9-2 OPERATING PRECAUTIONS
9-3 ELECTROSTATIC DISCHARGE CONTROL
9-4 PRECAUTIONS FOR STRONG LIGHT EXPOSURE
9-5 STORAGE
9-6 OPERATING CONDITION GUIDE
Ver. 0.2
26 27 27
27 27
28 28 28
29 29 29 30 30 30 30
1 /39
Product Specification
RECORD OF REVISIONS
Revision No. Revision Date Page Description
0.0 Oct, 26, 2012 - Preliminary Specification (First Draft)
0.1 Nov. 25, 2012 7 Changed LVDS CNT Manufacturer
0.2 Jan, 25, 2013 3, 6 Changed Power Consumption (LED Driver)
LC550DUN
Ver. 0.2
2 /39
LC550DUN
Product Specification
1. General Description
The LC550EUN is a Color Active Matrix Liquid Crystal Display with an integral Light Emitting Diode (LED)
backlight system. The matrix employs a-Si Thin Film Transistor as the active element.
It is a transmissive display type which is operating in the normally black mode. It has a 54.64 inch diagonally measured active display area with WUXGA resolution (1080 vertical by 1920 horizontal pixel array). Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arrayed in vertical stripes. Gray scale or the luminance of the sub-pixel color is determined with a 8-bit gray scale signal for each dot. Therefore, it can present a palette of more than 16.7Milion colors.
It has been designed to apply the 8-bit 2-port LVDS interface.
It is intended to support LCD TV, PCTV where high brightness, super wide viewing angle, high color gamut, high color depth and fast response time are important.
LVDS
EEPROM
EPI(RGB)
Source Driver Circuit
2Port
LVDS Select
+12.0V
CN1
(51pin)
LVDS 1,2
Option signal
I2C
SCL
SDA
Timing Controller
LVDS Rx + DGA
Integrated
Power Circuit
G1
Control Signals
G1080
Power Signals
S1 S1920
TFT - LCD Panel
(1920 × RGB × 1080 pixels)
[Gate In Panel]
Block
ExtVBR-B
+24.0V, GND, On/Off
LED Driver
Back light Assembly
General Features
Active Screen Size 54.64 inches(1387.80mm) diagonal Outline Dimension Pixel Pitch 0.630 mm x 0.630 mm Pixel Format 1920 horiz. by 1080 vert. Pixels, RGB stripe arrangement Color Depth 8bit, 16.7 Million colors Luminance, White 300 cd/m2 (Center 1point ,Typ.) Viewing Angle (CR>10) Viewing angle free ( R/L 178 (Min.), U/D 178 (Min.)) Power Consumption Total 101.3W (Typ.) [Logic= 6.8W, LED Driver=94.5W(ExtVBR_B=100% )] Weight 14.1Kg(Typ.) Display Mode Transmissive mode, Normally black Surface Treatment Hard coating(2H), Anti-glare treatment of the front polarizer (Haze 1%(Typ.))
1237.4(H) × 713.8(V) × 42.0(D) mm(Typ.)
Ver. 0.2
3 /39
LC550DUN
Product Specification
2. Absolute Maximum Ratings
The following items are maximumvalueswhich, ifexceeded, may cause faultyoperation or permanentdamage
to the LCD module.
Table 1. ABSOLUTE MAXIMUM RATINGS
Parameter Symbol
Unit Note
Min Max
LCD Circuit VLCD -0.3 +14.0 VDC
Power Input Voltage
Driver VBL -0.3 + 27.0 VDC ON/OFF VOFF / VON -0.3 +5.5 VDC
Driver Control Voltage
Brightness EXTVBR-B -0.3 +5.5 VDC
T-Con Option Selection Voltage VLOGIC -0.3 +4.0 VDC
Value
Operating Temperature TOP 0 +50
Storage Temperature TST -20 +60
Panel Front Temperature TSUR - +68
°C
°C
°C
Operating Ambient Humidity HOP 10 90 %RH Storage Humidity HST 10 90 %RH
Note
1. Ambient temperature condition (Ta = 25 2 °C )
2. Temperature and relative humidity range are shown in the figure below. Wet bulb temperature should be Max 39°C, and no condensation of water.
3. Gravity mura can be guaranteed below 40°C condition.
4. The maximum operating temperatures is based on the test condition that the surface temperature
of display area is less than or equal to 68°C with LCD module alone in a temperature controlled chamber.
Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 68. The range of operating temperature may be degraded in case of improper thermal management in final product design.
90%
1
2,3
4
2,3
Ver. 0.2
Wet Bulb
Temperature [°C]
20
10
0
10 20 30 40 50 60 70 800-20 Dry Bulb Temperature [°C]
30
40
50
60
60%
40%
10%
Storage
Operation
Humidity [(%)RH]
4 /39
LC550DUN
Product Specification
3. Electrical Specifications
3-1. Electrical Characteristics
It requires two power inputs. One is employed to power for the LCD circuit. The other Is used for the LED backlight and LED Driver circuit.
Table 2. ELECTRICAL CHARACTERISTICS
Value
Parameter Symbol
Min Typ Max
Circuit :
Power Input Voltage VLCD 10.8 12.0 13.2 VDC
- 564 733 mA 1
Power Input Current ILCD
- 848 1102 mA 2
Unit notes
Power Consumption PLCD 6.8 8.8 Watt 1
Rush current IRUSH - - 5.0 A 3
1. The specified current and power consumption are under the V
=12.0V, Ta=25  2°C, fV=60Hz
LCD
condition, and mosaic pattern(8 x 6) is displayed and fVis the frame frequency.
2. The current is specified at the maximum current pattern.
3. The duration of rush current is about 2ms and rising time of power input is 0.5ms (min.).
4. Ripple voltage level is recommended under ± 5% of typical voltage
White : 255 Gray Black : 0 Gray
Ver. 0.2
Mosaic Pattern(8 x 6)
5 /39
Product Specification
Table 3. ELECTRICAL CHARACTERISTICS (Continue)
LC550DUN
Parameter Symbol
LED Driver :
Power Supply Input Voltage VBL 22.8 24.0 25.2 Vdc 1
Power Supply Input Current IBL - 3.93 4.73 A 1
Power Supply Input Current (In-Rush) In-rush - - 7 A
Power Consumption PBL - 94.5 108 W 1
On V on 2.5 - 5.0 Vdc Off V off -0.3 0.0 0.7 Vdc
BR-B
PAL 100 Hz 3
Frequency
NTSC 120 Hz 3
High Level 2.5 - 5.0
Low Level 0.0 - 0.7
Input Voltage for
Control System
Signals
On/Off
Brightness Adjust ExtV
ExtV
BR-B
Pulse Duty Level (PWM)
Min Typ Max
Values
Unit notes
5 - 100 %
1 - 100 %
Vdc
Vdc
VBL = 22.8V ExtV
= 100%
BR-B
On Duty
HIGH : on duty
LOW : off duty
4
6
LED :
Life Time 30,000 50,000 Hrs 2
notes :
1. Electrical characteristics are determined after the unit has been „ON‟ and stable for approximately 60
minutes at 25± 2°C. The specified current and power consumption are under the typical supply Input voltage 24Vand VBR (ExtVBR-B : 100%), it is total power consumption.
2. The life time (MTTF) is determined as the time which luminance of the LED is 50% compared to that of initial value at the typical LED current (ExtVBR-B :100%) on condition of continuous operating in LCM state at 25± 2°C.
3. LGD recommend that the PWM freq. is synchronized with Two time harmonic of V_sync signal of system. Though PWM frequency is over 120Hz (max 252Hz), function of LED Driver is not affected.
4. The duration of rush current is about 200ms. This duration is applied to LED on time.
5. Even though inrush current is over the specified value, there is no problem if I2T spec of fuse is satisfied.
6. ExtV
After Driver ON signal is applied, ExtV
After that, ExtV
signal have to input available duty range and sequence.
BR-B
1% and 100% is possible
BR-B
should be sustained from 5% to 100% more than 500ms.
BR-B
For more information, please see 3-6-2. Sequence for LED Driver.
Ver. 0.2
6 /39
LC550DUN
Product Specification
3-2. Interface Connections
This LCD module employs two kinds of interface connection, 51-pin connector is used for the module electronics and 14-pin connector is used for the integral backlight system.
3-2-1. LCD Module
- LCD Connector(CN1): FI-RE51S-HF(manufactured by JAE) or GT05P-51S-H38(manufactured by LSM)
or IS050-C51B-C39(manufactured by UJU)
- Mating Connector : FI-R51HL(JAE) or compatible
Table 4. MODULE CONNECTOR(CN1) PIN CONFIGURATION
No Symbol Description No Symbol Description
1 NC No Connection (notes 4) 27 NC No connection 2 NC No Connection (notes 4) 28 3 NC No Connection (notes 4) 29 4 NC No Connection (notes 4) 30
5 NC No Connection (notes 4) 31 R2BP SECOND LVDS Receiver Signal (B+) 6 NC No Connection (notes 4) 32
7 LVDS Select H=JEIDA , Lor NC = VESA 33 8 NC No Connection (notes 4) 34 GND Ground
9 NC No Connection (notes 4) 35 10 NC No Connection (notes 4) 36 11 12 13 14
15 R1BP FIRST LVDS Receiver Signal (B+) 41 NC No connection
16 17 18 19 20 R1CLKP FIRST LVDS Receiver Clock Signal(+) 46 GND Ground 21 22 23
24 NC No connection 50 VLCD Power Supply +12.0V
25 NC No connection 51 VLCD Power Supply +12.0V 26 NC or GND No Connection or Ground - - -
notes
GND R1AN R1AP R1BN
R1CN R1CP
GND
R1CLKN
GND R1DN R1DP
1. All GND(ground) pins should be connected together to the LCD module‟s metal frame.
Ground 37 FIRST LVDS Receiver Signal (A-) 38 FIRST LVDS Receiver Signal (A+) 39 FIRST LVDS Receiver Signal (B-) 40 NC No connection
FIRST LVDS Receiver Signal (C-) 42 NC or GND No Connection or Ground FIRST LVDS Receiver Signal (C+) 43 NC or GND No Connection or Ground Ground 44 GND Ground (notes 5) FIRST LVDS Receiver Clock Signal(-) 45 GND Ground
Ground 47 NC No connection FIRST LVDS Receiver Signal (D-) 48 VLCD Power Supply +12.0V FIRST LVDS Receiver Signal (D+) 49 VLCD Power Supply +12.0V
R2AN R2AP R2BN
R2CN R2CP
R2CLKN R2CLKP
GND R2DN R2DP
2. All VLCD(power input) pins should be connected together.
3. All Input levels of LVDS signals are based on the EIA 644 Standard.
4. #1~#6 & #8~#10 NC (No Connection): These pins are used only for LGD (Do not connect)
5. Specific pin No. #44 is used for “No signal detection” of system signal interface. It should be GND for NSB(No Signal Black) during the system interface signal is not.
If this pin is “H”, LCD Module displays AGP(Auto Generation Pattern).
SECOND LVDS Receiver Signal (A-) SECOND LVDS Receiver Signal (A+) SECOND LVDS Receiver Signal (B-)
SECOND LVDS Receiver Signal (C-) SECOND LVDS Receiver Signal (C+)
SECOND LVDS Receiver Clock Signal(-) SECOND LVDS Receiver Clock Signal(+) Ground SECOND LVDS Receiver Signal (D-) SECOND LVDS Receiver Signal (D+)
Ver. 0.2
7 /39
Product Specification
3-2-2. Backlight Module
Master
-LED Driver Connector : 20022WR- H14B2(Yeonho) or Compatible
- Mating Connector : 20022HS - 14B2 (Yeonho) or Compatible
Table 5-1. LED DRIVER CONNECTOR PIN CONFIGURATION
Pin No Symbol Description Note
LC550DUN
1
2
3 4 5 6 7 8
9 10 11 12
13 14
VBL Power Supply +24.0V
VBL Power Supply +24.0V
VBL Power Supply +24.0V VBL Power Supply +24.0V
VBL Power Supply +24.0V GND Backlight Ground GND Backlight Ground GND Backlight Ground GND Backlight Ground GND Backlight Ground
Status
ON/OFF
V
NC
EXTVBR-B External PWM
Back Light Status Backlight ON/OFF control
Don‟t care
Notes :1. GND should be connectedto the LCD module‟s metal frame.
2. Normal : Low (under 0.7V) / Abnormal: Open
3. High : on duty / Low : off duty, Pin#14 can be opened. ( if Pin #14 is open , EXTVBR-B is 100% )
4. Each impedance of pin #12 and 14 is over 50 [K].
1
2 4
3
Ver. 0.2
Rear view of LCM
1
14
<Master>
Status
PCB
1
14
8 /39
LC550DUN
Product Specification
3-3. Signal Timing Specifications
Table 6 shows the signal timing required at the input of the LVDS transmitter. All of the interface signal
timings should be satisfied with the following specification for normal operation.
Table 6. TIMING TABLE (DE Only Mode)
ITEM Symbol Min Typ Max Unit Note
Horizontal
Vertical
Frequency
Display
Period
Blank tHB 100 140 240 tCLK 1
Total tHP 1060 1100 1200 tCLK
Display
Period
Blank tVB
Total tVP
ITEM Symbol Min Typ Max Unit Note
DCLK fCLK 63.00 74.25 78.00 MHz
Horizontal fH 57.3 67.5 70 KHz 2
Vertical fV
tHV 960 960 960 tCLK 1920 / 2
tVV 1080 1080 1080 Lines
20
(228)
1100
(1308)
57
(47)
45
(270) 1125
(1350)
60
(50)
69
(300)
1149
(1380)
63
(53)
Lines 1
Lines
Hz
NTSC (PAL)
2
Note:1. The input of HSYNC & VSYNC signal does not have an effect on normal operation (DE Only Mode).
If you use spread spectrum of EMI, add some additional clock to minimum value for clock margin.
2. The performance of the electro-optical characteristics may be influenced by variance of the vertical refresh rate and the horizontal frequency
3. Spread Spectrum Rate (SSR) for 50KHz ~ 100kHz Modulation Frequency(FMOD) is calculated by
(7 – 0.06*Fmod), where Modulation Frequency (FMOD) unit is KHz. LVDS Receiver Spread spectrum Clock is defined as below figure
Timing should be set based on clock frequency.
Ver. 0.2
9 /39
LC550DUN
Product Specification
Please pay attention to the followings when you set Spread Spectrum Rate(SSR) and Modulation Frequency(FMOD)
1. Please set proper Spread Spectrum Rate(SSR) and Modulation Frequency (FMOD) of TV system LVDS output.
2. Please check FOS after you set Spread Spectrum Rate(SSR) and Modulation Frequency(FMOD) to avoid abnormal display. Especially, harmonic noise can appear when you use Spread Spectrum under FMOD 30 KHz.
Ver. 0.2
10 /39
3-4. LVDS Signal Specification
3-4-1. LVDS Input Signal Timing Diagram
LC550DUN
Product Specification
DE, Data
DCLK
First data
Second data
0.7VDD
0.3VDD
tCLK
DE(Data Enable)
0.5 VDD
Invalid data
Invalid data
Valid data
Pixel 0,0
Valid data
Pixel 1,0
tHP
Pixel 2,0
Pixel 3,0
Invalid data
Invalid data
tHV
DE(Data Enable)
Ver. 0.2
1 1080
tVV
tVP
11 /39
Loading...
+ 28 hidden pages