PDF created with pdfFactory Pro trial version www.pdffactory.com
2 /37
LC550DUJ
Product Specification
1. General Description
The LC550DUJ is a Color Active Matrix Liquid Crystal Display with an integral the Source PCB and Gate
implanted on Panel (GIP). The matrix employs a-Si Thin Film Transistor as the active element.
It is a transmissive type display operating in the normally black mode. It has a 54.64 inch diagonally measured
active display area with WUXGA resolution (1080 vertical by 1920 horizontal pixel array).
Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes.
Gray scale or the luminance of the sub-pixel color is determined with a 8-bit gray scale signal for each dot.
Therefore, it can present a palette of more than 16.7M(true) colors.
It is intended to support LCD TV, PCTV where high brightness, super wide viewing angle, high color gamut,
high color depth and fast response time are important.
EPI(RGB)
Control
Signals
Power Signals
Source Driver Circuit
S1S1920
G1
TFT -LCD Panel
(1920 × RGB × 1080 pixels)
G1080
LVDS
2Port
LVDS
Select
+12.0V
CN1
(51pin)
LVDS 1,2
Option
signal
I2C
EEPROM
SCL
Timing Controller
LVDS Rx + DGA
Power Circuit
SDA
Integrated
Block
General Features
Active Screen Size54.64 inches(1387.80mm) diagonal
Outline Dimension1225.2(H) x 696.7 (V) x 1.3 mm(D) (Typ.)
Pixel Pitch0.630 mm x 0.630 mm
Pixel Format1920 horiz. by 1080 vert. Pixels, RGB stripe arrangement
Color Depth8-bit, 16.7 M colors
Source D-IC : 8-bit EPI, gamma reference voltage, and control signals
Gate D-IC : Gate In Panel
PDF created with pdfFactory Pro trial version www.pdffactory.com
3 /37
LC550DUJ
Product Specification
2. Absolute Maximum Ratings
The following items are maximum values which, if exceeded, may cause faulty operation or permanent damage
to the LCD module.
Table 1. ABSOLUTE MAXIMUM RATINGS
ParameterSymbol
Power Input VoltageLCD CircuitVLCD-0.3+14.0VDC
T-Con Option Selection VoltageVLOGIC-0.3+4.0VDC
Operating TemperatureTOP0+50°C
Storage Temperature(without packing)TST-20+65°C
Panel Front Temperature TSUR-+68°C4
Operating Ambient HumidityHOP1090%RH
Storage HumidityHST590%RH
Note
1. Ambient temperature condition (Ta = 25 ± 2 °C )
Value
UnitNote
MinMax
2. Temperature and relative humidity range are shown inthe figure below.
Wet bulb temperature should be Max 39°C, and no condensation of water.
3. Gravity mura can be guaranteed below 40°C condition.
4. The maximum operating temperatures is based on the test condition that the surface temperature
of display area is less than or equal to 68°C with LCD module alone in a temperature controlled chamber.
Thermal management should be considered in final product design to prevent the surface temperature of
display area from being over 68℃. The range of operating temperature may be degraded in case of
improper thermal management in final product design.
90%
1
2,3
2,3
60
60%
40
50
40%
10%
5%
Wet Bulb
Temperature [°C]
30
20
10
0
10203040506070800-20
Dry Bulb Temperature [°C]
Ver. 0.1
PDF created with pdfFactory Pro trial version www.pdffactory.com
Power ConsumptionPLCD-7.49.6Watt1
Rush currentIRUSH--5.0A3
1. The specified current and power consumption are under the V
Note
Input High VoltageV
Input Low VoltageV
IH
IL
-614795mA1
-9361215mA2
2.7-3.6
0-0.7
Value
=12.0V, Ta=25 ± 2°C, fV=60Hz
LCD
UnitNote
VDC
VDC
condition, and mosaic pattern(8 x 6) is displayed and fVis the frame frequency.
2. The current is specified at the maximum current pattern.
3. The duration of rush current is about 2ms and rising time ofpower input is 0.5ms (min.).
4. Ripple voltage level is recommended under ±5% of typical voltage
White : 255 Gray
Black : 0 Gray
Mosaic Pattern(8 x 6)
Ver. 0.1
PDF created with pdfFactory Pro trial version www.pdffactory.com
5 /37
LC550DUJ
Product Specification
3-2. Interface Connections
This LCD module employs two kinds of interface connection, 51-pin connector is used for the module
electronics.
3-2-1. LCD Module
-LCD Connector(CN1): FI-RE51S-HF(manufactured by JAE) or GT05P-51S-H38(manufactured by LSM)
or IS050-C51B-C39-S(manufactured by UJU)
-Mating Connector : FI-R51HL(JAE) or compatible
Table 3. MODULE CONNECTOR(CN1) PIN CONFIGURATION
NoSymbolDescriptionNoSymbolDescription
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
NC
NC
NC
NC
NC
NC
LVDS Select
NC
NC
NC
GND
R1AN
R1AP
R1BN
R1BP
R1CN
R1CP
GND
R1CLKN
R1CLKP
GND
R1DN
R1DP
NCNo connection
NCNo connection
NC or GND
No Connection (Note 4)
No Connection (Note 4)
No Connection (Note 4)
No Connection (Note 4)
No Connection (Note 4)
No Connection (Note 4)
‘H’ =JEIDA , ‘L’ or NC= VESA
No Connection (Note 4)
No Connection (Note 4)
No Connection (Note 4)
Ground
FIRST LVDS Receiver Signal (A-)
FIRST LVDS Receiver Signal (A+)
FIRST LVDS Receiver Signal (B-)
FIRST LVDS Receiver Signal (B+)
FIRST LVDS Receiver Signal (C-)
FIRST LVDS Receiver Signal (C+)
Ground
FIRST LVDS Receiver Clock Signal(-)
FIRST LVDS Receiver Clock Signal(+)
Ground
FIRST LVDS Receiver Signal (D-)
FIRST LVDS Receiver Signal (D+)
SECOND LVDS Receiver Signal (A-)
SECOND LVDS Receiver Signal (A+)
SECOND LVDS Receiver Signal (B-)
SECOND LVDS Receiver Signal (B+)
SECOND LVDS Receiver Signal (C-)
SECOND LVDS Receiver Signal (C+)
Ground
SECOND LVDS Receiver Clock Signal(-)
SECOND LVDS Receiver Clock Signal(+)
Ground
SECOND LVDS Receiver Signal (D-)
SECOND LVDS Receiver Signal (D+)
No Connection or Ground
No Connection or Ground
Note
1. All GND(ground) pins should be connected together to the LCD module’s metal frame.
2. All VLCD (power input) pins should be connected together.
3. All Input levels of LVDS signals are based on the EIA 644 Standard.
4. #1~#6 & #8~#10 NC (No Connection): These pins are used only for LGD (Do not connect)
5. Specific pin No. #44 is used for “No signal detection” of system signal interface.
It should be GND for NSB(No Signal Black) during the system interface signal is not.
If this pin is “H”, LCD Module displays AGP(Auto Generation Pattern).
Ver. 0.1
PDF created with pdfFactory Pro trial version www.pdffactory.com
6 /37
LC550DUJ
Product Specification
3-3. Signal Timing Specifications
Table 4 shows the signal timing required at the input of the LVDS transmitter. All of the interface signal
timings should be satisfied with the following specification fornormal operation.
Table 4. TIMING TABLE for NTSC & PAL (DE Only Mode)
ITEMSymbolMinTypMaxUnitnotes
Horizontal
Vertical
Frequency
Display
Period
BlanktHB100140240tCLK1
TotaltHP106011001200tCLK
Display
Period
BlanktVB2045300Lines1
TotaltVP110011251380Lines
ITEMSymbolMinTypMaxUnitnotes
DCLKfCLK60.0074.2578.00MHz
HorizontalfH57.367.570KHz2
VerticalfV476063Hz2
tHV960960960tCLK1920 / 2
tVV108010801080Lines
notes:1. The input of HSYNC & VSYNC signal does not have an effect on normal operation (DE Only Mode).
If you use spread spectrum of EMI, add some additional clock to minimum value for clock margin.
2. The performance of the electro-optical characteristics may be influenced by variance of the vertical
refresh rate and the horizontal frequency
3. Spread Spectrum Rate (SSR) for 50KHz ~ 100kHz Modulation Frequency(FMOD) is calculated by
(7 – 0.06*Fmod), where Modulation Frequency (FMOD) unit is KHz.
LVDS Receiver Spread spectrum Clock is defined asbelow figure
※ Timing should be set based on clock frequency.
Ver. 0.1
PDF created with pdfFactory Pro trial version www.pdffactory.com
7 /37
Product Specification
※ Please pay attention to the followings when you set Spread Spectrum Rate(SSR) and Modulation
Frequency(FMOD)
LC550DUJ
1. Please set proper Spread Spectrum Rate(SSR) and Modulation Frequency (FMOD) of TV system LVDS output.
2. Please check FOS after you set Spread Spectrum Rate(SSR) and Modulation Frequency(FMOD) to avoid
abnormal display. Especially, harmonic noise can appear when you use Spread Spectrum under FMOD 30 KHz.
Ver. 0.1
PDF created with pdfFactory Pro trial version www.pdffactory.com
8 /37
3-4. LVDS Signal Specification
3-4-1. LVDS Input Signal Timing Diagram
LC550DUJ
Product Specification
DE, Data
DCLK
First data
Second data
0.7VDD
0.3VDD
tCLK
Invalid data
Invalid data
DE(Data Enable)
0.5 VDD
Valid data
Pixel 0,0
Valid data
Pixel 1,0
tHP
Pixel 2,0
Pixel 3,0
Invalid data
Invalid data
tHV
DE(Data Enable)
Ver. 0.1
11080
tVV
tVP
9 /37
PDF created with pdfFactory Pro trial version www.pdffactory.com
3-4-2. LVDS Input Signal Characteristics
1) DC Specification
LVDS -
LVDS +
LC550DUJ
Product Specification
# VCM= {(LVDS+) + (LVDS-)}/2
0V
V
CM
V
IN_MAXVIN_MIN
DescriptionSymbolMinMaxUnitNote
LVDS Common mode VoltageV
LVDS Input Voltage RangeV
CM
IN
1.01.5V-
0.71.8V-
Change in common mode VoltageΔVCM-250mV-
2) AC Specification
2) AC Specification
T
clk
LVDS Clock
LVDS Data
(F
= 1/T
)
clk
LVDS 1’st Clock
LVDS 2ndClock
tSKEW
tSKEW
clk
T
clk
t
SKEW_mintSKEW_max
DescriptionSymbolMinMaxUnitnotes
LVDS Differential Voltage
LVDS Clock to Data Skewt
Effective time of LVDSt
LVDS Clock to Clock Skew (Even to Odd)t
notes
1. All Input levels of LVDS signals are based on theEIA 644 Standard.
2. LVDS Differential Voltage is defined within t
Ver. 0.1
V
TH
V
TL
SKEW
eff
SKEW_EO
100600mV
-600-100mV
-|(0.2*T
clk
|±360|-ps-
-|1/7* T
eff
PDF created with pdfFactory Pro trial version www.pdffactory.com
Tested with Differential Probe
)/7|ps-
|ps-
clk
2
10 /37
Product Specification
LC550DUJ
LVDS Data
0V
(Differential)
LVDS CLK
0.5tui
360ps
tui
VTH
VTL
360ps
teff
tui : Unit Interval
0V
(Differential)
* This accumulated waveform is tested with differential probe
Ver. 0.1
11 /37
PDF created with pdfFactory Pro trial version www.pdffactory.com
Loading...
+ 26 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.