0.3Nov. 12, 20087Changed the Lamp Current (Typ. : 7.75 ˧ 7.5mA)
0.4Dec. 15, 20086Updated the Power Consumption of Logic.
1.0Dec. 27, 200816Added the Black Uniformity Specification.
www.panelook.com
LC260WXE
Product Specification
RECORD OF REVISIONS
6Updated the Input Current. (Refer to Table 2)
7Updated the Electrical Characteristics for IPB & Lamp
7,8Updated the Electrical Characteristics for IPB & Lamp
16Updated the color Coordinates.
21,22Updated the Mechanical Drawings.
45Added the White Uniformity for PWM Duty 50%
1.1Feb. 19. 200921,22
1.2June.2612
Final Specification
Mechanical design updated
Updated Vsync period
Ver. 1.2
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
3/ 45
www.panelook.com
Global LCD Panel Exchange Center
1. General Description
The LC260WXE is a Color Active Matrix Liquid Crystal Display with an integral External Electrode Fluorescent
Lamp (EEFL) backlight system. The matrix employs a-Si Thin Film Transistor as the active element.
It is a transmissive display type which is operating in the normally black mode. It has a 26.01 inch diagonally
measured active display area with WXGA resolution (768 vertical by 1366 horizontal pixel array).
Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in Horizontal stripes.
Gray scale or the luminance of the sub-pixel color is determined with a 8-bit gray scale signal for each dot,
thus presenting a palette of more than 16.7M(true) colors.
It has been designed to apply the 8-bit 1-port LVDS interface.
It is intended to support LCD TV, PCTV where high brightness, super wide viewing angle, high color gamut,
high color depth and fast response time are important.
www.panelook.com
LC260WXE
Product Specification
EEPROM
+12.0V
LVDS 1Port
LVDS Select
High Input
High Input
#9
CN1
(30pin)
SCL
Timing Controller
[LVDS Rx + ODC]
Power Circuit
Block
CN2, 3pin, 12 Lamps/@90mA
CN3, 3pin, 12 Lamps/@90mA
SDA
TFT - LCD Panel
(1366 Ý 768 x RGB pixels)
[Gate In Panel]
S1S1366
RGB
Source Driver Circuit
Back light Assembly (12EEFL)
General Features
Active Screen Size26.01 inches(660.6mm) diagonal
Outline Dimension626 mm (H) x 373 mm (V) x 30.5 mm (D) (Typ.)
Notes : The design of the inverter must have specifications for the lamp in LCD Assembly.
The electrical characteristics of inverter are based on High-High Driving type.
The performance of the lamps in LCM, for example life time or brightness, is extremely influenced by
the characteristics of the DC-AC inverter. So, all the parameters of an inverter should be carefully
designed so as not to produce too much leakage current from high-voltage output of the inverter.
When you design or order the inverter, please make sure unwanted lighting caused by the mismatch
of the lamp and the inverter (no lighting, flicker, etc) has never been occurred. When you confirm it,
the LCD– Assembly should be operated in the same condition as installed in your instrument.
Do not attach a conductive tape to lamp connecting wire.
If you attach conductive tape to the lamp wire, not only luminance level can be lower than typical one
but also inverter operate abnormally on account of leakage current which is generated between lamp wire
and conductive tape.
1. Specified values are defined for a Backlight Assembly.( IBL : 12 lamp, 7.5mA/Lamp)
2. Operating voltage is measured at 25 r 2¶C(after 2hr.aging). The variance range for operating voltage is r 10%.
3. The established starting voltage [
VS ] should be applied to the lamps for more than Striking time (S TIME)
for start-up. Inverter open voltage must be more than established starting voltage. Otherwise, the lamps may
not be turned on. The used lamp current is typical value.
Ver. 1.2
7/ 45
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
}T
www.panelook.com
LC260WXE
Product Specification
S TIME
Vs = (Vpk-pk) / [ 2*root(2)]
4. Lamp frequency may produce interference with horizontal synchronous frequency. As a result, the may
cause beat on the display. Therefore, lamp frequency shall be away as much as possible from the horizontal
synchronous frequency and its harmonics range in order to prevent interference.
5. The brightness of the lamp after lighted for 5minutes is defined as 100%.
is the time required for the brightness of the center of the lamp to be not less than 95% at typical current.
T
S
The screen of LCD module may be partially dark by the time the brightness of lamp is stable after turn on.
6. Maximum level of power consumption is measured at initial turn on.
Typical level of power consumption is measured after 2hrs aging at 25 r 2¶C.
7. The life time is determined as the time at which brightness of the lamp is 50% compared to that of initial
value at the typical lamp current on condition of continuous operating at 25 r 2¶C, based on duty 100%.
8.The output of the inverter must have symmetrical (negative and positive) voltage and current waveform
(Unsymmetrical ratio is less than 10%). Please do not use the inverter which has not only unsymmetrical
voltage and current but also spike wave.
Requirements for a system inverter design, which is intended to achieve better display performance,
power efficiency and more reliable lamp characteristics.
It can help increase the lamp lifetime and reduce leakage current.
a. The asymmetry rate of the inverter waveform should be less than 10%.
b. The distortion rate of the waveform should be within √2±10%.
* Inverter output waveform had better be more similar to ideal sine wave.
* Asymmetry rate:
I p
| I
–I –p| / Iopx 100%
p
* Distortion rate
I -p
I
(or I –p) / I
p
Ver. 1.2
op
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
8/ 45
www.panelook.com
Global LCD Panel Exchange Center
9. The reference method of burst dimming duty ratio.
It is recommended to use synchronous V-sync frequency to prevent waterfall
(Vsync x 2 =Burst Frequency)
PWM
www.panelook.com
LC260WXE
Product Specification
{
A
+3.3V TTL
I-out
Output of Inverter to Lamp
90%
PWM duty={ A/T } * 100
Point A : rising time 90% of Iout point .
Point B : falling starting point .
I out duty = { a/T } * 100
PWM Frequency = 1/T
We recommend not to be much different between PWM duty and Iout duty .
Dimming current output rising and falling time may produce humming and inverter trans’ sound noise.
Burst dimming duty should be 100% for more than 1second after turn on
Equipment
Oscilloscope :TDS3054B(Tektronix)
Current Probe : P6022 AC (Tektronix)
High Voltage Probe: P5100(Tektronix)
10. The Cable between the backlight connector and its inverter power supply should be connected directly
with a minimized length. The longer cable between the backlight and the inverter may cause the lower
luminance of lamp and may require more higher starting voltage ( Vs ).
Point A
a
Point B
11. The operating current must be measured as near as backlight assembly input.
12. The operating current unbalance between left and right must be under 10% of Typical current
Left(Master) current – Right(Slave) Currentର 10% of typical current
13. The measurement method of V
Ver. 1.2
& IBLrefer to appendix VIII.
BL
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
9/ 45
www.panelook.com
Global LCD Panel Exchange Center
3-2. Interface Connections
This LCD module employs two kinds of interface connection, a 30-pin connector is used for the module
electronics and 3-pin Balance PCB connectors is used for the integral backlight system.
3-2-1. LCD Module
- LCD Connector(CN1) : KDF71G-30S-1H(Hirose) or FI-X30SSL-HF(JAE)
- Mating Connector : : FI-X30C2L (Manufactured by JAE) or Equivalent
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
11 / 45
www.panelook.com
Global LCD Panel Exchange Center
3-3. Signal Timing Specifications
Table 6 shows the signal timing required at the input of the LVDS transmitter. All of the interface signal
timings should be satisfied with the following specification for normal operation.
www.panelook.com
LC260WXE
Product Specification
Table 6. TIMING TABLE for NTSC & PAL
[ DE (Data Enable) Only ]
ITEMSymbolMinTypMaxUnitNote
PeriodtCLK12.513.815.8ns
DCLK
Frequency-6372.480MHz
HT145615281920tCLK
-
HFP4080-
VV768768768tHP
tHP- tHV162tHP- tHV
KHz
Hsync
Periodt
Horizontal ValidtHV136613661366tCLK
Horizontal Blank
FrequencyfH4547.450
WidthtWH-32-tCLK
Horizontal Back PorchtHBP2448-
Horizontal Front Porcht
PeriodtVT7767901063tHP
Vertical Validt
Vertical Blank-tVP- tVV22tVP- tVVtHP
Vsync
FrequencyfV
Widtht
Vertical Back PorchtVBP5
Vertical Front Porcht
WV-
VFP1
(47)
57
60
(50)
5
(12)
15
(128)
2
(40)
63
(53)
-t
-Hz
-tHP
Hz
HP
Note 1)
NTSC : 57~63Hz
(PAL : 47~53Hz)
Note :
1. The input of HSYNC & VSYNC signal does not have an effect on normal operation (DE Only Mode).
If you use spread spectrum of EMI, add some additional clock to minimum value for clock margin.
2. The performance of the electro-optical characteristics may be influenced by variance of the vertical
refresh rate and the horizontal frequency
3. Timing should be set based on clock frequency.
Ver. 1.2
12 / 45
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
3-4. Signal Timing Waveforms
www.panelook.com
LC260WXE
Product Specification
DCLK
First data
Second data
tCLK
DE(Data Enable)
0.5 VDD
Invalid data
Invalid data
DE, Data
Valid data
Pixel 0,0
Valid data
Pixel 1,0
0.7VDD
Pixel 2,0
Pixel 3,0
0.3VDD
Invalid data
Invalid data
tHV
DE(Data Enable)
Ver. 1.2
tHT
1768
tVV
tVT
13 / 45
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Global LCD Panel Exchange Center
3-5. Color Data Reference
The brightness of each primary color (Red, Green, Blue) is based on the 8-bit gray scale data input for the color.
The higher binary input, the brighter the color. Table 7 provides a reference for color versus data input.