0.2Mar. 16, 20094,6-7,30Update of Electrical Specifications & Packing Dimension
0.3Apr. 14, 20099,16,43Update of Interface Connections & Optical Specification
20Update of mechanical drawing.
0.4Apr. 28, 2009
34Update of status time.
0.5Jun. 04, 20094Upate of General Features
1.0Jun. 18, 2009-Release of final version
LC260WUN
www.jxlcd.com
www.jxlcd.com
Ver. 1.0
3 /43
LC260WUN
Product Specification
1. General Description
The LC260WUN is a Color Active Matrix Liquid Crystal Display with an External Electrode Fluorescent Lamp
(EEFL) backlight system. The matrix employs a-Si Thin Film Transistor as the active element. It is a
transmissive display type which is operating in the normally black mode. It has a 26.02 inch diagonally
measured active display area with WUXGA resolution (1080 vertical by 1920 horizontal pixel array). Each
pixel is divided into Red, Green and Blue sub-pixels or dots which are arrayed in vertical stripes.
Gray scale or the luminance of the sub-pixel color is determined with a 10-bit gray scale signal for each dot.
Therefore, it can present a palette of more than 1.06B (true) colors.
It has been designed to apply the 10-bit 2-port LVDS interface.
It is intended to support LCD TV, PCTV where high brightness, super wide viewing angle, high color gamut,
high color depth and fast response time are important.
Mini-LVDS(RGB)
Source Driver Circuit
S1S1920
G1
+12.0V
LVDS
2Port
LVDS Select
CN1
(51pin)
EEPROM
SCL
Timing Controller
[LVDS Rx + OPC + ODC
integrated]
SDA
TFT - LCD Panel
Bit Select
OPC Enable
ExtVBR-B
www.jxlcd.com
OPC out
+24.0V, GND, VBR-A
EXTVBR-B, Status
www.jxlcd.com
Power Circuit
Block
CN2, Inverter (14Pin, High)
General Features
Active Screen Size26.02 Inches(660.87mm) diagonal
Outline Dimension626.0(H) x 373.0 (V) x 47.1mm(D) (Typ.)
Pixel Pitch0.3 mm x 0.3 mm
Pixel Format1920 horiz. by 1080 vert. Pixels, RGB stripe arrangement
Color Depth10-bit(D), 1.06 B colors
Luminance, White400 cd/m2 (Center 1point ,Typ.)
Viewing Angle (CR>10)Viewing angle free ( R/L 178 (Min.), U/D 178 (Min.))
Power ConsumptionTotal 80.6 W (Typ.) (Logic=5.6W, Back Light= 75W @ with Inverter )
Weight4,100 g (Typ.)
Display ModeTransmissive mode, Normally black
Surface TreatmentHard coating(3H), Anti-glare treatment of the front polarizer (Haze 10%)
(1920 × RGB × 1080 pixels)
G1080
Back light Assembly
Ver. 1.0
4 /43
LC260WUN
Product Specification
2. Absolute Maximum Ratings
The following items are maximum values which, if exceeded, may cause faulty operation or damage to the
LCD module.
Table 1. ABSOLUTE MAXIMUM RATINGS
ParameterSymbol
Value
UnitRemark
MinMax
Power Input
Voltage
ON/OFF Control VoltageVON/OFF-0.3+5.5VDC
Brightness Control VoltageVBR0+5.0VDC
Operating TemperatureTOP0+50
It requires two power inputs. One is employed to power for the LCD circuit. The other Is used for the EEFL
backlight circuit.
Table 2. ELECTRICAL CHARACTERISTICS
Value
ParameterSymbol
MinTypMax
Circuit :
Power Input VoltageVLCD10.812.013.2VDC
UnitNote
Power Input CurrentILCD
Power ConsumptionPLCD-5.67.3Watt1
Rush currentIRUSH--4A3
Notes : 1. The specified current and power consumption are under the V
condition whereas mosaic pattern(8 x 6) is displayed and fVis the frame frequency.
www.jxlcd.com
www.jxlcd.com
2. The current is specified at the maximum current pattern.
3. The duration of rush current is about 2ms and rising time of power input is 0.5ms (min.).
White : 255Gray
Black : 0Gray
-470611mA1
-630819mA2
=12.0V, 25 2°C, fV=60Hz
LCD
Ver. 1.0
Mosaic Pattern(8 x 6)
6 /43
Product Specification
Table 3. ELECTRICAL CHARACTERISTICS (Continue)
LC260WUN
ParameterSymbol
Inverter :
Power Supply Input VoltageVBL22.824.025.2Vdc1
After AgingIBL_A
Power Supply
Input Current
Before AgingIBL_B
Power Supply Input Current (In-Rush)Irush--6.12A
Power ConsumptionPBL-
Brightness AdjustVBR-A0.01.653.3Vdc
OnV on2.5-5.0Vdc
OffV off-0.30.00.8Vdc
PAL100Hz5
NTSC120Hz5
High Level2.5-5.0
Low Level0.0-0.8
Input Voltage for
Control System
Signals
Lamp:
www.jxlcd.com
On/Off
Brightness AdjustExtVBR-B25-100%On Duty
PWM Frequency for
www.jxlcd.com
NTSC & PAL
Pulse Duty
Level(PWM)
(Burst mode)
MinTypMax
Values
-
-
-
-
3.12
3.33.80
3.203.70
3.504.00
7586.8
3.62
UnitNotes
AVBR-A = 1.65V … 1
AVBR-A = 3.3V … 1
AVBR-A = 1.65V … 2
AVBR-A = 3.3V … 2
VBL = 22.8V
Ext VBR-B = 100%
VBR-A = 1.65V
WV
Vdc
Vdc
= 1.65V … 1
BR-A
HIGH: Lamp on
LOW:Lamp off
Discharge Stabilization TimeTs
Life Time50,000Hrs4
Notes :
1. Electrical characteristics are determined after the unit has been „ON‟ and stable for approximately 120
minutes at 25±2°C. The specified current and power consumption are under the typical supply Input voltage
24Vand VBR (VBR-A : 1.65V & ExtVBR-B : 100%), it is total power consumption.
2. Electrical characteristics are determined within 30 minutes at 25±2°C.
The specified currents are under the typical supply Input voltage 24V.
3. The brightness of the lamp after lighted for 5minutes is defined as 100%.
TS is the time required for the brightness of the center of the lamp to be not less than 95% at typical current.
The screen of LCD module may be partially dark by the time the brightness of lamp is stable after turn on.
4. Specified Values are for a single lamp which is aligned horizontally.
The life time is determined as the time which luminance of the lamp is 50% compared to that of initial value
at the typical lamp current (VBR-A : 1.65V & ExtVBR-B :100%), on condition of continuous operating at 25± 2°C
5. LGD recommend that the PWM freq. is synchronized with Two times harmonic of Vsync signal of system.
6. The duration of rush current is about 10ms.
7. Even though inrush current is over the specified value, there is no problem if I2T spec of fuse is satisfied.
Ver. 1.0
3min3
7 /43
LC260WUN
Product Specification
3-2. Interface Connections
This LCD module employs two kinds of interface connection, a 51-pin connector is used for the module
electronics and 14-pin connectors are used for the integral backlight system.
3-2-1. LCD Module
-LCD Connector(CN1): IS050-C51B-C39-A(manufactured by UJU) or compatible
Ground27Bit Select‘H’ or NC= 10bit(D) , ‘L’ = 8bit
R2AN
R2AP
R2BN
R2CN
R2CP
34GNDGround
35
36
Ground37
FIRST LVDS Receiver Signal (A-)38
FIRST LVDS Receiver Signal (A+)39
FIRST LVDS Receiver Signal (B-)40
FIRST LVDS Receiver Signal (C-)42Reserved No connection or GND
FIRST LVDS Receiver Signal (C+)43Reserved No connection or GND
Ground44GNDGround
FIRST LVDS Receiver Clock Signal(-)45GNDGround
Ground47NCNo connection
FIRST LVDS Receiver Signal (D-)48VLCDPower Supply +12.0V
FIRST LVDS Receiver Signal (D+)49VLCDPower Supply +12.0V
FIRST LVDS Receiver Signal (E-)50VLCDPower Supply +12.0V
FIRST LVDS Receiver Signal (E+)51VLCDPower Supply +12.0V
R2CLKN
R2CLKP
GND
R2DN
R2DP
R2EN
R2EP
SECOND LVDS Receiver Signal (A-)
SECOND LVDS Receiver Signal (A+)
SECOND LVDS Receiver Signal (B-)
SECOND LVDS Receiver Signal (C-)
SECOND LVDS Receiver Signal (C+)
SECOND LVDS Receiver Clock Signal(-)
SECOND LVDS Receiver Clock Signal(+)
Ground
SECOND LVDS Receiver Signal (D-)
SECOND LVDS Receiver Signal (D+)
SECOND LVDS Receiver Signal (E-)
SECOND LVDS Receiver Signal (E+)
Notes :
Ver. 1.0
1. All GND(ground) pins should be connected together to the LCD module‟s metal frame.
2. All VLCD(power input) pins should be connected together.
3. All Input levels of LVDS signals are based on the EIA 644 Standard. (Please see the Appendix X)
4. Specific pins(pin No. #2~#6) are used for internal data process of the LCD module.
If not used, these pins are no connection.
5. Specific pins(pin No. #8~#10) are used for OPC function of the LCD module.
If not used, these pins are no connection. (Please see the Appendix V for more information.)
6. LVDS pin (pin No. #24,25,40,41) are used for 10Bit(D) of the LCD module.
If used for 8Bit(R), these pins are no connection.
7. Specific pin No. #44 is used for “No signal detection” of system signal interface.
It should be GND for NSB(No Signal Black) during the system interface signal is not.
If this pin is “H”, LCD Module displays AGP(Auto Generation Pattern).
8 /43
Product Specification
3-2-2. Backlight Inverter
- Inverter Connector : 20022WR-14B1(Yeonho)
or Equivalent
- Mating Connector : 20022HS-14 or Equivalent
Table 5. INVERTER CONNECTOR PIN CONFIGULATION
Pin NoSymbolDescriptionMasterNote
LC260WUN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
Notes : 1. GND should be connected to the LCD module‟s metal frame.
Table 6 shows the signal timing required at the input of the LVDS transmitter. All of the interface signal timing
should be satisfied with the following specification for normal operation.
Table 6. TIMING TABLE for NTSC (DE Only Mode)
ITEMSymbolMinTypMaxUnitNote
Display PeriodtHV-960-tclk
Horizontal
Vertical
Frequency
Table 7 shows the signal timing required at the input of the LVDS transmitter. All of the interface signal timing
should be satisfied with the following specification for normal operation.
Table 7. TIMING TABLE for PAL (DE Only Mode)
Horizontal
BlanktHB100140240tclk
TotaltHP106011001200tclk2200/2
Display PeriodtVV-1080-Lines
BlanktVB114569Lines
TotaltVP109111251149Lines
ITEMSymbolMinTypMaxUnitNote
DCLKfCLK7074.2577MHz148.5/2
HorizontalfH6567.570KHz
VerticalfV576063Hz
www.jxlcd.com
www.jxlcd.com
ITEMSymbolMinTypMaxUnitNote
Display PeriodtHV-960-tclk
BlanktHB100140240tclk
TotaltHP106011001200tclk2200/2
Display PeriodtVV-1080-Lines
Vertical
Frequency
Note : The Input of HSYNC & VSYNC signal does not have an effect on normal operation(DE Only Mode).
The performance of the electro-optical characteristics may be influenced by variance of the vertical refresh rate.
Ver. 1.0
BlanktVB228270300Lines
TotaltVP130813501380Lines
ITEMSymbolMinTypMaxUnitNote
DCLKfCLK7074.2577MHz148.5/2
HorizontalfH6567.570KHz
VerticalfV475053Hz
10 /43
3-4. Signal Timing Waveforms
LC260WUN
Product Specification
DE, Data
DCLK
First data
Second data
DE(Data Enable)
www.jxlcd.com
www.jxlcd.com
tCLK
0.5 VDD
Invalid data
Invalid data
* Reference : Sync. Relation
HSync
tWH
Valid data
Pixel 0,0
Valid data
Pixel 1,0
Pixel 2,0
Pixel 3,0
tHP
0.7VDD
0.3VDD
Invalid data
Invalid data
* tHB = tHFP + tWH +tHBP
* tVB = tVFP + tWV +tVBP
DE(Data Enable)
tWV
VSync
DE(Data Enable)
Ver. 1.0
tHBPtHV
tVP
tVBP
tHFP
tVVtVFP
11 /43
LC260WUN
Product Specification
3-5. Color Data Reference
The brightness of each primary color (red,green,blue) is based on the 10-bit gray scale data input for the color.
The higher binary input, the brighter the color. Table 8 provides a reference for color versus data input.
Note : 1. Please avoid floating state of interface signal at invalid period.
2. When the interface signal is invalid, be sure to pull down the power supply V
3. The T3/T4 is recommended value, the case when failed to meet a minimum specification,
abnormal display would be shown. There is no reliability problem.
4. If the on time of signals(Interface signal and Option signals) precedes the on time of Power(V
it will be happened abnormal display.
5. T6 should be measured after the Module has been fully discharged between power off and on
period.
Ver. 1.0
LCD
to 0V.
LCD
13 /43
),
Loading...
+ 30 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.