This document contains information proprietary to Kontron. It may not be copied or transmitted
by any means, disclosed to others, or stored in any retrieval system or media without the prior
written consent of Kontron or one of its authorized agents.
The information contained in this document is, to the best of our knowledge, entirely correct.
However, Kontron cannot accept liability for any inaccuracies or the consequences thereof, or
for any liability arising from the use or application of any circuit, product, or example shown in
this document.
Kontron reserves the right to change, modify, or improve this document or the product
described herein, as seen fit by Kontron without further notice.
Trademarks
This document may include names, company logos and trademarks, which are registered
trademarks and, therefore, proprietary to their respective owners.
Environmental Protection Statement
This product has been manufactured to satisfy environmental protection requirements where
possible. Many of the components used (structural parts, printed circuit boards, connectors,
batteries, etc.) are capable of being recycled.
Final disposition of this product after its service life must be accomplished in accordance with
applicable country, state, or local laws or regulations.
This symbol and title warn of hazards due to electrical shocks (> 60V)
when touching products or parts of them. Failure to observe the precautions indicated and/or prescribed by the law may endanger your
life/health and/or result in damage to your material.
Please refer also to the section “High Voltage Safety Instructions” on
the following page.
Warning, ESD Sensitive Device!
This symbol and title inform that electronic boards and their components are sensitive to static electricity. Therefore, care must be taken
during all handling operations and inspections of this product, in
order to ensure product integrity at all times.
Please read also the section “Special Handling and Unpacking
Instructions” on the following page.
Warning!
This symbol and title emphasize points which, if not fully understood
and taken into consideration by the reader, may endanger your health
and/or result in damage to your material.
Note ...
This symbol and title emphasize aspects the reader should read
through carefully for his or her own advantage.
Your new Kontron product was developed and tested carefully to provide all features necessary
to ensure its compliance with electrical safety requirements. It was also designed for a long
fault-free life. However, the life expectancy of your product can be drastically reduced by
improper treatment during unpacking and installation. Therefore, in the interest of your own
safety and of the correct operation of your new Kontron product, you are requested to conform
with the following guidelines.
High Voltage Safety Instructions
Warning!
All operations on this device must be carried out by sufficiently skilled
personnel only.
Caution, Electric Shock!
Before installing a not hot-swappable Kontron product into a system
always ensure that your mains power is switched off. This applies
also to the installation of piggybacks.
Serious electrical shock hazards can exist during all installation,
repair and maintenance operations with this product. Therefore,
always unplug the power cable and any other cables which provide
external voltages before performing work.
Special Handling and Unpacking Instructions
ESD Sensitive Device!
Electronic boards and their components are sensitive to static electricity. Therefore, care must be taken during all handling operations
and inspections of this product, in order to ensure product integrity at
all times.
Do not handle this product out of its protective enclosure while it is not used for operational
purposes unless it is otherwise protected.
P R E L I M I N A R Y
Whenever possible, unpack or pack this product only at EOS/ESD safe work stations. Where
a safe work station is not guaranteed, it is important for the user to be electrically discharged
before touching the product with his/her hands or tools. This is most easily done by touching a
metal part of your system housing.
It is particularly important to observe standard anti-static precautions when changing piggybacks, ROM devices, jumper settings etc. If the product contains batteries for RTC or memory
backup, ensure that the board is not placed on conductive surfaces, including anti-static plastics or sponges. They can cause short circuits and damage the batteries or conductive circuits
on the board.
In order to maintain Kontron’s product warranty, this product must not be altered or modified in
any way. Changes or modifications to the device, which are not explicitly approved by Kontron
and described in this manual or received from Kontron’s Technical Support as a special
handling instruction, will void your warranty.
This device should only be installed in or connected to systems that fulfill all necessary
technical and specific environmental requirements. This applies also to the operational
temperature range of the specific board version, which must not be exceeded. If batteries are
present, their temperature restrictions must be taken into account.
In performing all necessary installation and application operations, please follow only the
instructions supplied by the present manual.
Keep all the original packaging material for future storage or warranty shipments. If it is
necessary to store or ship the board, please re-pack it as nearly as possible in the manner in
which it was delivered.
Special care is necessary when handling or unpacking the product. Please consult the special
handling and unpacking instruction on the previous page of this manual.
Kontron grants the original purchaser of Kontron’s products a TWO YEARLIMITEDHARDWARE
WARRANTY
implied by anyone on behalf of Kontron are valid unless the consumer has the express written
consent of Kontron.
Kontron warrants their own products, excluding software, to be free from manufacturing and
material defects for a period of 24 consecutive months from the date of purchase. This warranty
is not transferable nor extendible to cover any other users or long-term storage of the product.
It does not cover products which have been modified, altered or repaired by any other party
than Kontron or their authorized agents. Furthermore, any product which has been, or is suspected of being damaged as a result of negligence, improper use, incorrect handling, servicing
or maintenance, or which has been damaged as a result of excessive current/voltage or temperature, or which has had its serial number(s), any other markings or parts thereof altered, defaced or removed will also be excluded from this warranty.
If the customer’s eligibility for warranty has not been voided, in the event of any claim, he may
return the product at the earliest possible convenience to the original place of purchase, together with a copy of the original document of purchase, a full description of the application the
product is used on and a description of the defect. Pack the product in such a way as to ensure
safe transportation (see our safety instructions).
as described in the following. However, no other warranties that may be granted or
Kontron provides for repair or replacement of any part, assembly or sub-assembly at their own
discretion, or to refund the original cost of purchase, if appropriate. In the event of repair, refunding or replacement of any part, the ownership of the removed or replaced parts reverts to
Kontron, and the remaining part of the original guarantee, or any new guarantee to cover the
repaired or replaced items, will be transferred to cover the new or repaired items. Any extensions to the original guarantee are considered gestures of goodwill, and will be defined in the
“Repair Report” issued by Kontron with the repaired or replaced item.
Kontron will not accept liability for any further claims resulting directly or indirectly from any
warranty claim, other than the above specified repair, replacement or refunding. In particular,
all claims for damage to any system or process in which the product was employed, or any loss
incurred as a result of the product not functioning at any given time, are excluded. The extent
of Kontron liability to the customer shall not exceed the original purchase price of the item for
which the claim exists.
Kontron issues no warranty or representation, either explicit or implicit, with respect to its
products’ reliability, fitness, quality, marketability or ability to fulfil any particular application or
purpose. As a result, the products are sold “as is,” and the responsibility to ensure their
suitability for any given task remains that of the purchaser. In no event will Kontron be liable for
direct, indirect or consequential damages resulting from the use of our hardware or software
products, or documentation, even if Kontron were advised of the possibility of such claims prior
to the purchase of the product or during any period since the date of its purchase.
Please remember that no Kontron employee, dealer or agent is authorized to make any
modification or addition to the above specified terms, either verbally or in any other form, written
or electronically transmitted, without the company’s consent.
The CompactPCI board described in this manual operates with the PCI bus architecture to
support additional I/O and memory-mapped devices as required by various industrial
applications. For detailed information concerning the CompactPCI standard, please consult the
complete Peripheral Component Interconnect (PCI) and CompactPCI Specifications. For
further information regarding these standards and their use, visit the home page of the
PCI Industrial Computer Manufacturers Group (PICMG).
Many system-relevant CompactPCI features that are specific to Kontron CompactPCI systems
may be found described in the Kontron CompactPCI System Manual. Please refer to the
section “Related Publications” at the end of this chapter for the relevant ordering information.
The CompactPCI System Manual includes the following information:
• Common information that is applicable to all system components, such as safety
information, warranty conditions, standard connector pinouts etc.
• All the information necessary to combine Kontron’s racks, boards, backplanes, power
supply units and peripheral devices in a customized CompactPCI system, as well as configuration examples.
• Data on rack dimensions and configurations as well as information on mechanical and
electrical rack characteristics.
• Information on the distinctive features of Kontron CompactPCI boards, such as
functionality, hot swap capability. In addition, an overview is given for all existing Kontron
CompactPCI boards with links to the relating data sheets.
• Generic information on the Kontron CompactPCI backplanes, such as the slot
assignment, PCB form factor, distinctive features, clocks, power supply connectors and
signalling environment, as well as an overview of the Kontron CompactPCI standard
backplane family.
• Generic information on the Kontron CompactPCI power supply units, such as the input/
output characteristics, redundant operation and distinctive features, as well as an
overview of the Kontron CompactPCI standard power supply unit family.
The CP307 is a highly integrated, 3U, 4 HP or 8 HP, lead-free CompactPCI system controller
board. It has been designed to support the Intel® Core™ Duo and the Intel® Core™2 Duo
processors with frequencies ranging from 1.2 GHz up to 2.16 GHz providing 533/667 MHz
Front Side Bus (FSB) in 479 µFCBGA packaging.
The Intel® Core™ Duo and the Intel® Core™2 Duo are low-power Dual Core™ processors
supporting Intel’s Virtualization Technology (VT). The Intel® Core™ Duo consists of two cores
and up to 2 MB L2 cache shared by both cores. The Intel® Core™2 Duo consists of two cores,
up to 4 MB L2 cache shared by both cores, Intel® Extended Memory 64 Technology (Intel®
EM64T), enhanced address range for up to 64 GB memory. The Intel® Core™ Duo and the
Intel® Core™2 Duo processors deliver optimized power-efficient computing and outstanding
dual-core performance with low power consumption.
The CP307 utilizes the Mobile Intel® 945GM Express Graphics Memory Controller Hub
(945GM Express GMCH) and the ICH7-R I/O Controller Hub.
The board includes up to 2 GB of soldered Double Data Rate 2 (DDR2) memory and up to 2 GB
of SODIMM socket memory. The memory operates at 533/667 MHz.
The CP307 offers more features and expandability than other CompactPCI boards in its class.
The board comes with an onboard SATA port, two Gigabit Ethernet ports (Intel® 82573L), two
USB 2.0 ports on the front panel, and a built-in Intel 3D Graphics accelerator for enhanced
graphics performance with a VGA analog display interface. A CompactFlash socket for type I
and type II CompactFlash cards is provided via the CP307-CF piggy-back module of the
CP307. Several onboard connectors provide flexible 8HP expandability.
The board supports one 32-bit/ 33 MHz CompactPCI interface acting as system master CPU
only.
The optional CP307-HDD module has been designed to make various legacy PC I/O ports
available as well as DVI and USB interfacing. It includes one COM port, a PS/2 keyboard and
mouse port, a 2.5" onboard hard disk SATA interface, a PATA IDE connector (i.e. for a CD/
DVD drive), two USB 2.0 ports, and a DVI-D connector.
Designed for stability and packaged in a rugged format, the board fits into all applications
P R E L I M I N A R Y
situated in industrial environments, including I/O intensive applications where only one slot is
available for the CPU, making it a perfect core technology for long-life applications.
Components which have high temperature tolerance have been selected from embedded
technology programs, and therefore offer long-term availability.
There are various operating systems available for the CP307. For detailed information, please
contact Kontron.
The CP307 is a CompactPCI single-board computer based on Intel’s Dual Core™ processor
technology and is specifically designed for use in highly integrated platforms with solid
mechanical interfacing for a wide range of industrial environment applications.
• 64 kB L1 and up to 4 MB L2 cache on-die, running at CPU speed
• 945GM and 82801GR (ICH7R) chipset
• Up to 4 GB DDR2-SDRAM memory running at 533/667 MHz
• Integrated 3D high performance VGA controller
• Analog display support of up to 2048 x 1536 pixels at 75 Hz
• DVI-D option (with 8HP version)
• Two Gigabit Ethernet interfaces (82573L)
• Up to four Serial ATA (SATA) interfaces with SATA RAID 0/1/5/10 support
• One IDE Ultra ATA/100 interface
• Onboard Compact Flash socket for type I and type II CompactFlash cards (True IDE with
DMA) on CP307-CF module for 4HP version and CP307-HDD module for 8HP version
• Six USB ports
• Two Front USB 2.0
• Two further Front USB 2.0 on the 8HP version
• Two Rear I/O USB 2.0
• Compatible with CompactPCI Specification PICMG 2.0. Rev. 3.0
• 1 MB onboard FWH for BIOS
• Hardware Monitor (Super I/O SCH3112)
• Watchdog timer
• Real-time clock
• Two COM ports on Rear I/O (with an optional single port on the front I/O on 8HP version)
• I/O extension connectors (SATA, SDVO, USB, PS/2, LPC, IDE, COM, as well as Monitor
and Control signals)
• 4HP or 8HP, 3U CompactPCI
• Reset push button switch (with 8HP version)
• Several Rear I/O configurations
• Jumperless board configuration
• Power-up sequencing and in-rush current optimized design
The CP307-HDD module for the 8 HP CP307 version provides legacy PC I/O ports. It includes
one digital DVI port, two USB 2.0 ports, one COM port, a PS/2 keyboard and mouse port, one
IDE connector, and one CompactFlash socket. A SATA hard disk interface is also available for
mounting a 2.5” hard disk drive.
Refer to Appendix A for further information on the CP307-HDD module.
1.4System Relevant Information
The following system relevant information is general in nature but should still be considered
when developing applications using the CP307.
Table 1-1:System Relevant Information
SUBJECTINFORMATION
System ConfigurationThe CP307 system controller board can support up to 7 peripheral boards with 32-
bit and 33 MHz.
Master/Slave FunctionalityThe CP307 can operate only as a master board.
Board Location in the SystemThe CP307 board must be installed in a system slot of a CompactPCI backplane.
Hot Swap CompatibilityThe CP307 supports the addition or removal of other boards whilst in a powered-
up state. Individual clocks for each slot and ENUM signal handling are in compliance with the PICMG 2.1 Hot Swap specification.
Hardware RequirementsThe CP307 can be installed in any CompactPCI 3U rack.
Operating SystemsThere are various operating systems available for the CP307. For detailed infor-
mation, please contact Kontron.
1.5Board Diagrams
P R E L I M I N A R Y
The following diagrams provide additional information concerning board functionality and
component layout.
Table 1-2:CP307 4HPVersion Main Specifications (Continued)
CP307SPECIFICATIONS
CompactPCICompliant with CompactPCI Specification PICMG® 2.0 R 3.0
• System master operation
• 32-bit / 33 MHz master interface
• Signaling voltage fixed either to
• 3.3V or
• 5V
The desired signaling voltage must be stated in the order.
Rear I/OThe following interfaces are routed to the Rear I/O connector J2:
• COM1 and COM2 (3.3V TTL signaling)
• 2 x USB 2.0
• VGA (analog)
• 2x Gigabit Ethernet
• 2x SATA (RAID support)
• System Management signals
• General Purpose signals
Hot SwapThe CP307 is not hot-swappable but supports the addition and removal of
other boards whilst in a powered-up state. Individual clocks for each slot and
Enum signal handling are in compliance with the PICMG 2.1 Hot Swap
Specification.
VGABuilt-in Intel 3D Graphics accelerator for enhanced graphics performance.
• Supports resolutions of up to 2048 x 1536 at a 75 Hz refresh rate
• Hardware motion compensation for software MPEG2 decoding
Interfaces
Gigabit Ethernet Two 10 Base-T/100 Base-TX/1000 Base-T Gigabit Ethernet interfaces
• Dynamic Video Memory Technology (DVMT3.0)
based on the Intel® 82573L Ethernet PCI Express bus controller individually
switchable to front or read I/O
When a battery is installed, refer to the operational
specifications of the battery as this determines the
storage temperature of the CP307 (See "Battery"
below).
Note ...
When additional components are installed, refer to
their operational specifications as this will influence the
board’s operational and storage temperature.
CP307Introduction
Table 1-2:CP307 4HPVersion Main Specifications (Continued)
CP307SPECIFICATIONS
Mechanical3U, 4HP, CompactPCI compliant form factor
Power ConsumptionDual Core LV 1.66GHz and 2GB memory: typ. 23W
For further information, refer to Chapter 5.
Temperature RangeOperational:0°C to +60°CStandard (depending on processor version
and airflow in the system)
-40°C to +85°CE2 (only with Core™ Duo 1.2 GHz; without
hard disk and in the appropriate system environment)
Storage: -55°C to +85°CWithout hard disk and without battery
-40°C to +65°CWith hard disk and without battery
General
Heat SinkDepending on the processor used, there are two types of heat sinks available
with the CP307:
• Aluminum heat sink for the CP307 with Core™ Duo 1.2 GHz, Core™ Duo
1.66 GHz and Core™2 Duo 1.5 GHz
• Copper heat sink for the CP307 with Core™ Duo 2.0 GHz and Core™2
Duo 2.16 GHz
Climatic Humidity93% RH at 40°C, non-condensing (acc. to IEC 60068-2-78)
Dimensions100 mm x 160 mm
Board Weight320 grams (4HP variants with heat sink, with front panel but without SODIMM
module and without mezzanine boards)
Battery3.0V lithium battery for RTC with battery socket.
Recommended type: CR2025
Temperature ranges:
Operational (load): -20°C to +70°C typical (refer to the battery manufacturer’s
Storage (no load): -55°C to +70°C typical (no discharge)
Note ...
For a description of the additional 8HP version interfaces, refer to the Technical Specifications table in Appendix A, CP307-HDD module.
Kontron is one of the few CompactPCI and VME vendors providing inhouse support for most
of the industry-proven real-time operating systems that are currently available. Due to its close
relationship with the software manufacturers, Kontron is able to produce and support BSPs and
drivers for the latest operating system revisions thereby taking advantage of the changes in
technology.
1.8Standards
This Kontron product complies with the requirements of the following standards.
Table 1-3:Standards
TYPEASPECTSTANDARDREMARKS
CEEmissionEN55022
EN61000-6-3
ImmissionEN55024
EN61000-6-2
Electrical SafetyEN60950-1--
MechanicalMechanical Dimensions IEEE1101.10--
EnvironmentalVibration
(Sinusoidal)
Random Vibration
(Broadband)
Permanent ShockIEC60068-2-2915g/11ms/500/1s
Single ShockIEC60068-2-2730g/9ms/18/5s
IEC60068-2-65g/10-300Hz/10
IEC60068-2-64
(3U boards)
P R E L I M I N A R Y
--
--
acceleration / frequency range /
10 cycles per axis
20-500Hz,0.05g²/500-2000Hz,
0.005g²/3.5g rms/30min./axis
frequency range1 / frequency range2 /
acceleration / cycle / duration
peak acceleration / shock duration half sine /
number of shocks / recovery time
peak acceleration / shock duration / number of
shocks / recovery time in seconds
Climatic Humidity IEC60068-2-7893% RH at 40°C, non-condensing
WEEEDirective
2002/96/EC
RoHSDirective
2002/95/EC
Waste electrical and electronic equipment
Restriction of the use of certain hazardous substances in electrical and electronic equipment
Note ...
The values in the above table are valid for boards which are ordered with the
ruggedized service. For further information, please contact your local Kontron
office.
The CP307 supports the latest Intel® Core™ Duo and Intel® Core™2 Duo processor family up
to speeds of 2.16 GHz with up to 667 MHz FSB.
The Intel® Core™ Duo consists of two cores and up to 2 MB L2 cache shared by both cores.
The Intel® Core™2 Duo consists of two cores, up to 4 MB L2 cache shared by both cores, Intel® Extended Memory 64 Technology (Intel® EM64T), and enhanced address range for up to
64 GB memory. The Intel® Core™ Duo and the Intel® Core™2 Duo processors deliver optimized power-efficient computing and outstanding dual-core performance with low power consumption.
The Intel® Core™ Duo and the Intel® Core™2 Duo support the latest Intel’s Virtualization
Technology (VT), which allows a platform to run multiple operating systems and applications in
independent partitions, such as performing system upgrades and maintenance without interrupting the system or the application, keeping software loads and virus attacks separate, combining multiple servers in one system, etc. With processor and I/O enhancements to Intel’s
various platforms, Intel Virtualization Technology improves the performance and robustness of
today’s software-only virtual machine solutions.
Furthermore, the Intel® Core™ Duo and the Intel® Core™2 Duo also support the Intel®
SpeedStep® technology which enables real-time dynamic switching of the voltage and frequency between several modes. This is achieved by switching the bus ratios, core operating
voltage, and core processor speeds without resetting the system. The frequency for the processor may also be selected in the BIOS or via the operating system.
The following list sets out some of the key features of the Intel® Core™ Duo and the Intel®
Core™2 Duo processors:
• Two mobile execution cores in one single processor
• Support of Intel’s Virtualization Technology (Vanderpool)
• Support of Intel Architecture with Dynamic Execution
• Outstanding dual-core performance with low power consumption
• On-die, primary 32 kB instruction cache and 32 kB write-back data cache
• On-die, L1 and L2 cache with Advanced Transfer Cache Architecture
The CP307 supports a dual-channel DDR2 memory without Error Checking and Correcting
(ECC) running at 667 MHz (PC2-5300-CL5). Channel A is soldered. Channel B provides one
200-pin SODIMM socket for a DDR2 SODIMM module. The maximum memory size per channel is 2 GB. The available memory module configuration can be either 512 MB, 1 GB, 2 GB, or
4 GB. However, due to internal memory allocations, the amount of memory available to applications is less than the total physical memory in the system. For example, the chipset’s Dynamic Video Memory Technology (DVMT 3.0) dynamically allocates the proper amount of system
memory required by the operating system and the application.
Table 2-4: Supported Memory Configurations
CHANNEL A
(SOLDERED)
512 MB--512 MB512 MB minus the allocated memory for DVMT
512 MB512 MB1 GB 1 GB minus the allocated memory for DVMT
1 GB--1 GB1 GB minus the allocated memory for DVMT
1 GB1 GB2 GB2 GB minus the allocated memory for DVMT
2 GB--2 GB2 GB minus the allocated memory for DVMT
2 GB2 GB4 GB4 GB minus the allocated memory for DVMT,
Note ...
Only qualified DDR2 SODIMM modules from Kontron are authorized for use
with the CP307.
CHANNEL B
(SODIMM)
TOTAL
PHYSICAL
MEMORY
TOTAL MEMORY AVAILABLE
TO APPLICATIONS
PCI/PCIe devices and the video controller memory address space of 256 MB
If the onboard video controller is disabled, the
maximum available memory is 3.5 GB.
If the onboard video controller is enabled, the
maximum available memory is 3.25 GB.
Warning!
Memory configuration changes are only permitted to be performed at the factory.
Failure to comply with the above may result in damage to your board or
improper operation.
The 945GM Express GMCH provides the processor interface for the Intel® Core™ Duo and
the Intel® Core™2 Duo microprocessors and two DDR2 channels, and includes a high performance graphics accelerator. The ICH7-R is a centralized controller for the boards’ I/O peripherals, such as the PCI, PCI Express, USB 2.0, SATA II, IDE and LPC ports.
The Mobile Intel® 945GM Express Graphics Memory Controller Hub (945GM Express GMCH)
is a highly integrated hub that provides the CPU interface (optimized for the Intel® Core™ Duo
and the Intel® Core™2 Duo microprocessors), two DDR2 SDRAM system memory interfaces
at 533MHz or 667MHz, a hub link interface to the ICH7-R and high performance internal graphics.
Graphics and Memory Controller Hub Feature Set
Host Interface
The 945GM Express GMCH is optimized for the Intel® Core™ Duo and the Intel® Core™2
Duo microprocessors. The chipset supports a Front Side Bus (FSB) frequencies of 533 MHz
or 667 MHz using 1.05 V AGTL signalling. The AGTL bus supports 32-bit host addressing for
decoding up to 4 GB memory address space.
System Memory Interface
The 945GM Express GMCH integrates a dual-channel DDR2 SDRAM controller with two 64bit wide interfaces without ECC bits. The chipset supports DDR533 and DDR667 DDR2
SDRAM for system memory.
945GM Express GMCH
The 945GM Express GMCH includes a highly integrated graphics accelerator delivering high
performance 3D and 2D graphic capabilities. The internal graphics controller provides an inter-
The ICH7-R is a highly integrated multifunctional I/O Controller Hub that provides the interface
to the PCI Bus and integrates many of the functions needed in today's PC platforms, for example, PCI Express, Ultra DMA 100/66/33 IDE controller, SATA controller with RAID support, USB
host controller supporting USB 2.0, LPC interface, and a FWH Flash BIOS interface controller.
The ICH7-R communicates with the host controller over a dedicated hub interface.
I/O Controller Hub Feature set comprises:
• PCI 2.3 interface with eight PCI IRQ inputs
• Bus master IDE controller UltraDMA 100/66/33 or PIO mode
• Five USB controllers with up to eight USB 1.1 or USB 2.0 ports (max. of 6 ports available)
• Hub interface for the 945GM Express Chipset
•FWH interface
• LPC interface
• RTC controller
2.2Peripherals
The following standard peripherals are available on the CP307 board:
2.2.1Timer
The CP307 is equipped with the following timers:
• Real-Time Clock
The ICH7-R contains a MC146818A-compatible real-time clock with 256 bytes of batterybacked RAM.
The real-time clock performs timekeeping functions and includes 256 bytes of general
purpose battery-backed CMOS RAM. Features include an alarm function, programmable
periodic interrupt and a 100-year calendar. All battery-backed CMOS RAM data remains
stored in an additional EEPROM. This prevents data loss in case the CP307 is operated
without battery.
• Counter/Timer
Three 8254-style counter/timers are included on the CP307 as defined for the PC/AT.
• In addition to the three 8254-style counters, the ICH7-R includes three individual multimedia event timers that may be used by the operating system. They are implemented as
a single counter each with its own comparator and value register.
• Hardware delay timer for short reliable delay times
2.2.2Watchdog Timer
The CP307 provides a Watchdog Timer that is programmable for a timeout period ranging from
125 ms to 256 s in 12 steps. Failure to trigger the Watchdog Timer in time results in a system
reset, an interrupt, or NMI. In the dual-stage mode, a combination of both NMI, and reset if the
Watchdog is not serviced. A hardware status flag will be provided to determine if the Watchdog
Timer generated the reset.
The CP307 is provided with a 3.0 V “coin cell” lithium battery for the RTC.
Note ...
If a CP307-HDD module is used on the CP307, either the CP307 or the
CP307-HDD module may be equipped with a battery.
Using one battery on the CP307 and one on the CP307-HDD module simultaneously may result in premature discharge of the batteries.
To replace the battery, proceed as follows:
• Turn off power
• Remove the battery
• Place the new battery in the socket.
• Make sure that you insert the battery the right way round. The plus pole must be on the top!
The lithium battery must be replaced with an identical battery or a battery type recommended
by the manufacturer. A suitable battery type is CR2025.
Note ...
The user must be aware that the battery’s operational temperature range is
less than the CP307’s storage temperature range (see Table 1-2).
For exact range information, refer to the battery manufacturer’s specifications.
Note ...
Care must be taken to ensure that the battery is correctly replaced.
The battery should be replaced only with an identical or equivalent type
recommended by the manufacturer.
Dispose of used batteries according to the manufacturer’s instructions.
The typical life expectancy of a 170 mAh battery (CR2025) is 5 - 6 years with
an average on-time of 8 hours per working day at an operating temperature of
30°C. However, this typical value varies considerably because the life
expectancy is dependent on the operating temperature and the standby time
(shutdown time) of the system in which it operates.
P R E L I M I N A R Y
To ensure that the lifetime of the battery has not been exceeded, it is recommended to exchange the battery after 4 - 5 years.
The CP307 is automatically reset by a precision voltage monitoring circuit that detects a drop
in voltage below the acceptable operating limit of 4.45 V for the 5 V line and below 2.8 V for the
3.3 V line. Other reset sources include the watchdog timer and the local push-button switch
(only on 8HP). The CP307 responds to any of these sources by initializing local peripherals.
A reset will be generated by the following conditions:
The Intel 82801GR chipset provides an enhanced reset control logic. The
reset pulse width is typical 5 ms (min. 1 ms) regardless of how long the
RESET pushbutton is being pressed or the PRST signal remains active.
2.2.5SMBus Devices
The CP307 provides a System Management Bus (SMBus) for access to several system
monitoring and configuration functions. The SMBus consists of a two-wire I
The following table describes the function and address of every onboard SMBus device.
Table 2-5:SMBus Device Addresses
DEVICESMBUS ADDRESS
EEPROM 24LC641010111xb
Clock1101001xb
SPD (soldered DDR2)1010000xb
SPD (SODIMM DDR2)1010010xb
²
C bus interface.
2.2.6Thermal Management/System Monitoring
The Super I/O SCH3112 can be used to monitor several critical hardware parameters of the
system, including power supply voltages, fan speeds and temperatures, all of which are very
important for the proper operation and stability of a high-end computer system. The SCH3112
provides an LPC bus interface.
The voltages +12 V, +5 V, +3.3 V, +2.5 V, and Vcore are supervised. One fan tachometer
output can be measured using the SCH3112's FAN1 input. One pulse width modulation
(PWM1) output can be used for FAN speed control.
P R E L I M I N A R Y
The temperature sensors on the SCH3112 monitor the CPU temperature and the ambient
temperature around the SCH3112 to ensure that the system is operating at a safe temperature
level.
The CP307 provides two software programmable GP LEDs. After reset the default
configuration for the two front LEDs is Overtemperature and Watchdog status. Additionally, if
the WD LED remains on during power-on, it indicates a PCI reset is active, and if the TH LED
remains on during power-on, it indicates a power failure. In this case, please check the power
supply. If the power supply appears to be functional and the LED remains on, please contact
Kontron.
If the WD/GP LED and the TH/GP LED keep flashing during BIOS initialization, a POST code
is indicated. For information on the POST Codes, refer to the CP307 BIOS Guide, Chapter 10,
POST Codes.
The following table defines the blinking intervals of the WD/GP LED and the TH/GP LED.
Table 2-8: POST Code Indication
LEDNUMBER OF BLINKS
WD/GP LEDhigh-order nibble (bits 4-7) of POST code
TH/GP LEDlow-order nibble (bits 0-3) of POST code
For example, if the WD/GP LED blinks 13 times and the TH/GP LED blinks 5 times, the POST
code is 0xD5.
Furthermore, the WD/GP LED and the TH/GP LED can be configured via two onboard registers. For further information refer to Chapter 4
The LED control logic remains in the same state until the next system reset.
Note ...
If the TH/GP LED (overtemperature LED) flashes at regular intervals, it indicates that the processor or the 945GM Express GMCH junction temperature
has reached a level beyond which permanent silicon damage may occur. Upon
assertion of Thermtrip, the devices will shut off their internal clocks (thus halting
P R E L I M I N A R Y
program execution) in an attempt to reduce the junction temperature.
Once activated, Thermtrip remains latched until a cold restart of the CP307 is
undertaken (all power off and then on again).
The CP307 supports six USB 2.0 ports (two front I/O, two front I/O on the 8HP version, and two
on the Rear I/O module). On the USB 2.0 Rear I/O ports, it is strongly recommended to use a
cable below 3 meters in length for USB 2.0 devices. The USB 2.0 ports are high-speed, fullspeed, and low-speed capable. Hi-speed USB 2.0 allows data transfers of up to 480 Mb/s - 40
times faster than a full-speed USB (USB 1.1).
One USB peripheral may be connected to each port.
To connect more USB devices than there are available ports, an external hub is required.
Note ...
The CP307 host interfaces can be used with maximum 500 mA continuous
load current as specified in the Universal Serial Bus Specification, Revision
2.0. Short-circuit protection is provided. All the signal lines are EMI-filtered.
2.3.3Graphics Controller
The 945GM Express GMCH includes a highly integrated graphics accelerator delivering high
performance 3D, 2D graphics capabilities. The internal graphics controller has two
independent display pipes allowing for support of two independent display screens.
Integrated 2D/3D Graphics:
• Intel® Gen3.5 integrated graphics engine
• Smart 2D display technology (S2DDT)
• Dynamic video memory technology
• Integrated 400 MHz RAMDAC
• Resolution up to 2048 x 1536 pixels @ 75 Hz (QXGA)
• Integrated H/W Motion Compensation for MPEG2 decode
2.3.3.1Graphics Memory Usage
The 945GM Express GMCH supports the Dynamic Video Memory Technology (DVMT 3.0).
This technology ensures the most efficient use of all available memory for maximum 3D
graphics performance. DVMT dynamically responds to application requirements allocating
display and texturing memory resources as required.
P R E L I M I N A R Y
The graphics controller is fed with data from the 945GM memory controller. The graphics performance is directly related to the amount of memory bandwith available.
The 945GM Express GMCH has an integrated 400 MHz RAMDAC that can directly drive a
progressive scan analog monitor up to a resolution of 2048 x 1536 pixels @ 75 Hz.
2.3.3.3VGA Analog Interface and Connector J6
The 15-pin female connector J6 is used to connect a VGA analog monitor to the CP307 board.
* Pin 10 is normally defined as Ground but is used on the CP307 as detection signal of a con-
nected monitor if the BIOS setting for the CP307 is “AUTO” (the BIOS default setting is
“FRONT”).
Note ...
P R E L I M I N A R Y
If the automatic VGA detection mechanism on the CP307 is used, the user
must ensure that the VGA cable and the connected monitor have a GND signal
on pin 10. Otherwise the interface is not operable.
The CP307 board includes two 10Base-T/100BaseTX/1000Base-T Ethernet ports based on two Intel®
82573L Gigabit Ethernet controllers, which are connected to the x1 PCI Express interfaces of the ICH7-R.
The Intel® 82573L Gigabit Ethernet Controller’s architecture is optimized to deliver high performance with
the lowest power consumption. The controller's architecture includes independent transmit and receive
queues and a PCI Express interface that maximizes
the use of bursts for efficient bus usage.
The Boot from LAN feature is supported.
Note ...
The Ethernet transmission can operate effectively using a CAT5 cable with a
maximum length of 100 m.
The Ethernet connectors are realized as RJ-45 connectors. The interfaces provide automatic
detection and switching between 10Base-T, 100Base-TX and 1000Base-T data transmission
(Auto-Negotiation). Auto-wire switching for crossed cables is also supported (Auto-MDI/X).
RJ-45 Connector J11A/B Pinouts
The J11A/B connector supplies the 10Base-T, 100Base-TX and 1000Base-T interfaces to the
Ethernet controller.
Table 2-11: Pinouts of J11A/B Based on the Implementation
ACT (green): This LED monitors network connection and activity. The LED lights up when a
valid link (cable connection) has been established. The LED goes temporarily off if network
packets are being sent or received through the RJ-45 port. When this LED remains off, a valid
link has not been established due to a missing or a faulty cable connection.
SPEED (green/orange): This LED lights up to indicate a successful 100Base-TX or
1000BASE-T connection. When lit green, it indicates a 100Base-TX connection and when lit
orange it indicates a 1000Base-T connection. When not lit and the ACT-LED is active, the connection is operating at 10Base-T.
2.3.5Serial ATA Connector J4 (SATA0)
The CP307 is equipped with a SATA connector, J4, which is used to connect standard HDDs
and other SATA devices to the CP307.
Note ...
The onboard SATA interface supports SATA I (1.5 Gbit/sec) and SATA II (3.0
Gbit/sec).
P R E L I M I N A R Y
Note ...
To ensure secure connectivity, the SATA connector supports the use of SATA II
cables (SATA cables with locking latch).
The complete CompactPCI connector configuration
comprises two connectors named J1 and J2.
Their function is as follows:
• J1: 32-bit CompactPCI interface with PCI bus
signals, arbitration, clock and power
• J2: arbitration, clock and optionally either Rear I/O
interface functionality or 64-bit termination
The board is capable of driving up to seven CompactPCI
slots, with individual arbitration and clock signals. The
CP307 is not hot-swappable but supports the addition or
removal of other boards whilst in a powered-up state.
The CP307 is designed for a CompactPCI bus
architecture. The CompactPCI standard is electrically
identical to the PCI local bus. However, these systems are
enhanced to operate in rugged industrial environments
and to support multiple slots.
2.3.6.1CompactPCI Connector Keying
CompactPCI connectors support guide lugs to ensure a
correct polarized mating. A proper mating is further
assured by the use of color coded keys for 3.3 V and 5 V
operation.
Color coded keys prevent inadvertent installation of a 5 V
board into a 3.3 V slot and vice versa. The CP307 board
may be ordered as either a 3.3 V or a 5 V version.
Backplane connectors are always keyed according to the
signaling (VIO) level. Coding key colors are defined as
follows:
The CP307 board provides optional Rear I/O connectivity for special compact systems. Some
standard PC interfaces are implemented and assigned to the front panel and to the rear
connector J2.
When the Rear I/O module is used, the signals of some of the main board/front panel
connectors are routed to the Rear I/O module interface. Thus the Rear I/O module makes it
much easier to remove the CPU in the rack as there is practically no cabling on the CPU board.
For the system Rear I/O feature a special backplane is necessary. The CP307 with Rear I/O is
compatible with all standard CompactPCI passive backplanes with Rear I/O support on the
system slot.
The CP307 Rear I/O provides the following interfaces (all signals are available on J2 only if the
board is ordered with Rear I/O functionality):
• 32-bit/33 MHz CompactPCI (J1) and Rear I/O (J2)
• Two USB 2.0 ports
• Two Gigabit Ethernet ports without LED signals
• Two SATA ports
• Two COM ports (3.3 V TTL level)
• VGA analog port
• One fan control input
• One PWM output
• Management and control signals
• Input for +5V standby power
Note ...
The pinout of the Rear I/O connector is not compatible with that of the CP302,
CP303, CP304, CP306, etc. For this reason, previously designed Rear I/O
modules cannot be used with the CP307.
2.3.7.1Optional Rear I/O Interface on CompactPCI Connector J2
Warning!
To support the Rear I/O feature a special backplane is necessary. Do not plug
a Rear I/O configured board in a non-system slot Rear I/O backplane. Failure
to comply with the above will result in damage to your board.
The RIO_XXX signals are power supply OUTPUTS to supply the rear I/O module with power. These pins MUST NOT be connected to any other power
source, either within the backplane itself or within a rear I/O module.
Failure to comply with the above will result in damage to your board.
Note ...
The signal on the GPIO configuration pin D4 tolerates only 3.3 V signalling and
has an internal pull-up resistor to 3.3V.
The pins for the interfaces COM1 and GPIO/COM2 (pins A18, A17, A16, B18,
B17, B16, B10, B7, C18, C14, C13, C11, D18, D10, E18, and E16) tolerate
only 3.3 V signaling and their inputs have internal pull-up resistors.
Legend for Table 2-15:
SATAxSerial ATA port
lPxGigabit Ethernet port
USBxUSB interface and power
VGAxVGA signals
COM1xCOM1 port
GPIOxCOM2 port or GPIO
PWRx Power Management signals
5V/3.3VPower
GPIO_CFG0GPIO configuration (GPIO or COM2)
With the GPIO_CFG0 signal on the Rear I/O module the active interface can be selected.
Table 2-17: GPIO Signal Description
GPIO SIGNALDESCRIPTION
P R E L I M I N A R Y
GPIO_CFG00: COM1; GPIO
1: COM1; COM2
Note ...
The default value is 1 if the pin is not connected (pull-up resistor on CP307). If
connected, the default value is depending on the Rear I/O module.
Rear I/O interfaces are only available on Rear I/O versions of the board.
In order to implement the system Rear I/O feature, a system slot Rear I/O backplane is
necessary. This backplane must comply with the CompactPCI Specification PICMG 2.0 R3.0,
October 1999.
Warning!
To support the Rear I/O feature a special backplane is necessary. Do not plug
a Rear I/O configured board in a non-system slot Rear I/O backplane. This will
damage the board.
Ethernet Interfaces
Gigabit Ethernet signals are available either on the front RJ-45 connector or on the Rear I/O
interface due the implemented switches on the CP307.
Both Gigabit Ethernet channels are individually switchable to front or Rear I/O. Switching over
from front to Rear I/O or vice versa is effected using the BIOS settings or the board-specific
registers (default: front I/O). For further information on the BIOS settings, refer to the CP307
BIOS Guide, Chapter 8, OEM Feature. For further information on the board-specific registers,
refer to chapter 4.5.5, Table 4-10, “I/O Configuration Register”.
VGA Interface
VGA signals are available either on the front VGA connector, J6, or on the Rear I/O interface
due the implemented switches on the CP307. Switching over from front to Rear I/O or vice
versa is effected using the BIOS (default: front I/O).
Note ...
The CP307 provides 150 Ω termination resistors for the red, green and blue
VGA signals.
Thus, further 150 Ω termination resistors are necessary on the Rear I/O module to reach the required 75 Ω termination for the VGA connection.
Serial Interface COM1 and COM2
The COM1 is available either on the front panel of the 8HP CP307 version or on the Rear I/O
interface. Switching over from front to Rear I/O or vice versa is effected using the BIOS settings
or the board-specific registers (default: front I/O). For further information refer to chapter 4.5.5,
Table 4-10, “I/O Configuration Register”.
The COM2 port can be used only on the Rear I/O interface.
USB Interface
There are six independent USB interfaces available, four ports are routed to the 4-pin front
I/O connectors (two on the 4HP CP307 version and two further on the 8HP CP307 version).
The other two ports are only available on the Rear I/O connector.
P R E L I M I N A R Y
Note ...
All six USB ports may be used at the same time. It is strongly recommended to
use cables less than 3 metres in length for the Rear I/O interfaces.
The CP307 provides up to four SATA interfaces. Two SATA ports, SATA1 and SATA3, can be
used only on the Rear I/O interface. All SATA ports can be used simultaneously.
Table 2-18: SATA Port Features
SATA
PORT
SATA0J4
on the CP307 baseboard
SATA1J6
on the CP-RIO3-04 Rear I/O module
SATA2J5
on the CP307-HDD module (8HP)
SATA3J5
on the CP-RIO3-04 Rear I/O module
CONNECTORUSAGEAVAILABLE WITH
external SATA HDD drives,
e.g. 2.5” or 3.5 SATA HDDs
external SATA HDD drives,
e.g. 2.5” or 3.5 SATA HDDs
onboard 2.5” SATA HDD drive
mounted on CP307-HDD module
external SATA HDD drives,
e.g. 2.5” or 3.5 SATA HDDs
CP307 4HP and 8HP front and
rear I/O board versions
The CP307 has been designed for easy installation. However, the following standard precautions, installation procedures, and general information must be observed to ensure proper installation and to preclude damage to the board, other system components, or injury to
personnel.
3.1Safety Requirements
The following safety precautions must be observed when installing or operating the CP307.
Kontron assumes no responsibility for any damage resulting from failure to comply with these
requirements.
Warning!
Due care should be exercised when handling the board due to the fact that the
heat sink can get very hot. Do not touch the heat sink when installing or
removing the board.
In addition, the board should not be placed on any surface or in any form of
storage container until such time as the board and heat sink have cooled down
to room temperature.
Caution!
If your board type is not specifically qualified as being hot swap capable,
switch off the CompactPCI system power before installing the board in a free
CompactPCI slot. Failure to do so could endanger your life or health and may
damage your board or system.
Note ...
Certain CompactPCI boards require bus master and/or Rear I/O capability. If
you are in doubt whether such features are required for the board you intend
to install, please check your specific board and/or system documentation to
make sure that your system is provided with an appropriate free slot in which
to insert the board.
ESD Equipment!
This CompactPCI board contains electrostatically sensitive devices. Please
observe the necessary precautions to avoid damage to your board:
• Discharge your clothing before touching the assembly. Tools must be discharged before use.
• Do not touch components, connector-pins or traces.
• If working at an anti-static workbench with professional discharging
equipment, please do not omit to use it.
The following procedures are applicable only for the initial installation of the CP307 in a system.
Procedures for standard removal and hot swap operations are found in their respective chapters.
To perform an initial installation of the CP307 in a system proceed as follows:
1. Ensure that the safety requirements indicated in Chapter 3.1 are observed.
Warning!
Failure to comply with the instruction below may cause damage to the
board or result in improper system operation.
2. Ensure that the board is properly configured for operation in accordance with application
requirements before installing. For information regarding the configuration of the CP307
refer to Chapter 4. For the installation of CP307-specific peripheral devices and Rear I/O
devices refer to the appropriate sections in Chapter 3.
Warning!
Care must be taken when applying the procedures below to ensure that
neither the CP307 nor other system boards are physically damaged by
the application of these procedures.
3. To install the CP307 perform the following:
1. Ensure that no power is applied to the system before proceeding.
Warning!
When performing the next step, DO NOT push the board into the backplane connectors. Use the ejector handles to seat the board into the backplane connectors.
P R E L I M I N A R Y
2. Carefully insert the board into the slot designated by the application requirements for
the board until it makes contact with the backplane connectors.
3. Using the ejector handle, engage the board with the backplane. When the ejector han-
dle is locked, the board is engaged.
4. Fasten the front panel retaining screws (two on the 4HP version and four on the 8HP).
5. Connect all external interfacing cables to the board as required.
6. Ensure that the board and all required interfacing cables are properly secured.
The CP307 is now ready for operation. For operation of the CP307, refer to the appropriate
CP307-specific software, application, and system documentation.
1. Ensure that the safety requirements indicated in Chapter 3.1 are observed. Particular attention must be paid to the warning regarding the heat sink!
Warning!
Care must be taken when applying the procedures below to ensure that
neither the CP307 nor system boards are physically damaged by the
application of these procedures.
2. Ensure that no power is applied to the system before proceeding.
3. Disconnect any interfacing cables that may be connected to the board.
4. Unscrew the front panel retaining screws (two on the 4HP version and four on the 8HP).
5. Disengage the board from the backplane by first unlocking the board ejection handles
and then by pressing the handles as required until the board is disengaged.
6. After disengaging the board from the backplane, pull the board out of the slot.
Warning!
Due care should be exercised when handling the board due to the fact that
the heat sink can get very hot. Do not touch the heat sink when changing
the board.
7. Dispose of the board as required.
3.4Hot Swap Procedures
The CP307 is not designed for hot swap operation. Do not attempt to hot swap this board. However, the CP307 supports the addition or removal of other boards whilst in a powered-up state.
3.5Installation of CP307 Peripheral Devices
The CP307 is designed to accommodate a variety of peripheral devices whose installation varies considerably. The following chapters provide information regarding installation aspects and
not detailed procedures.
3.5.1CompactFlash Installation
The CompactFlash socket supports all available CompactFlash ATA cards type I and type II.
Note ...
P R E L I M I N A R Y
The CP307 does not support removal and reinsertion of the CompactFlash
storage card while the board is in a powered-up state. Connecting the CompactFlash cards while the power is on, which is known as "hot plugging", may
damage your system.
The CP307 supports all USB plug and play computer peripherals (e.g. keyboard, mouse,
printer, etc.).
Note ...
All USB devices may be connected or removed while the host or other
peripherals are powered up.
3.5.3Battery Replacement
The lithium battery must be replaced with an identical battery or a battery type recommended
by the manufacturer. A suitable battery type is CR2025.
Note ...
The user must be aware that the battery’s operational temperature range is
less than the CP307’s storage temperature range.
For exact range information, refer to the battery manufacturer’s specifications.
Note ...
Care must be taken to ensure that the battery is correctly replaced.
The battery should be replaced only with an identical or equivalent type
recommended by the manufacturer.
Dispose of used batteries according to the manufacturer’s instructions.
The typical life expectancy of a 170 mAh battery (CR2025) is 5 - 6 years with
an average on-time of 8 hours per working day at an operating temperature of
30°C. However, this typical value varies considerably because the life
expectancy is dependent on the operating temperature and the standby time
(shutdown time) of the system in which it operates.
To ensure that the lifetime of the battery has not been exceeded it is
recommended to exchange the battery after 4 - 5 years.
Note ...
P R E L I M I N A R Y
If a CP307-HDD module is used on the CP307, either the CP307 or the
CP307-HDD module may be equipped with a battery.
Using one battery on the CP307 and one on the CP307-HDD module simultaneously may result in premature discharge of the batteries.
The following information pertains to hard disks which may be connected to the CP307 via
SATA or IDE cabling. To install a hard disk, it is necessary to perform the following operations
in the given order:
1. Install the hardware.
Warning!
The incorrect connection of power or data cables may damage your hard disk
unit and/or the CP307 board.
Note ...
Some symptoms of incorrectly installed HDDs are:
• Hard disk drives are not auto-detected: may be a master/slave problem (only
for IDE HDD) or a bad SATA or IDE cable. Should this occur, contact your
vendor.
• Hard Disk Drive fail message at boot-up: may be a bad cable or lack of power
going to the drive.
• No video on boot-up: usually means the cable is installed backwards (can
only occur if not-coded cables are used).
• Hard drive light is constantly on: usually means bad cable or defective drives/
motherboard. Should this occur, try another HDD.
• Hard drives do not power up: check power cables and cabling. This may also
result from a bad power supply or HDD drive.
2. Initialize the software necessary to run the chosen operating system.
3.6Software Installation
The installation of all onboard peripheral drivers is described in detail in the relevant Driver Kit
files or Board Support Packages (BSP).
Installation of an operating system is a function of the OS software and is not addressed in this
manual. Refer to the appropriate OS software documentation for installation.
Note ...
Users working with pre-configured operating system installation images for
Plug and Play compliant operating systems, for example Windows® XP, Windows® XP Embedded, must take into consideration that the stepping and revision ID of the chipset and/or other onboard PCI devices may change. Thus, a
re-configuration of the operating system installation image deployed for a previous chipset stepping or revision ID is in most cases required. The corresponding operating system will detect new devices according to the Plug and Play
configuration rules.
If the system does not boot (due to, for example, the wrong BIOS configuration or wrong password setting), the CMOS setting may be cleared using the solder jumper JP1.
Procedure for clearing the CMOS setting:
The system is booted with the jumper in the new, closed position, then powered down again.
The jumper is reset back to the normal position, then the system is rebooted again.
Table 4-1:Clearing BIOS CMOS Setup
JP1DESCRIPTION
OpenNormal boot using the CMOS settings
ClosedClear the CMOS settings and use the default values
The default setting is indicated by using italic bold.
The CP307 board uses the standard AT IRQ routing (8259 controller) for legacy devices.
The following table indicates the default interrupt routing. The shaded table cells indicate the
interrupt routings which can be modified or disabled via the BIOS setup.
Table 4-2:Legacy Interrupt Setting
IRQPRIORITYSTANDARD FUNCTION
IRQ01System Timer
IRQ12Keyboard Controller
IRQ2--Input of the second IRQ controller (IRQ8-IRQ15)
IRQ311COM2
IRQ412COM1
IRQ513Watchdog
IRQ614Free
IRQ715Free
IRQ83System Real-Time Clock
IRQ94APIC
IRQ105Free
IRQ116Free
IRQ127PS/2 mouse: on the 8HP version
Free: on the 4HP version
IRQ138Coprocessor error
IRQ149IDE/CompactFlash/SATA
IRQ1510Free
NMIWatchdog
P R E L I M I N A R Y
Warning!
IRQ5 should normally have only one source enabled, otherwise improper
system operation may result.
If more than one source is required to be enabled, please contact Kontron
before implementing the IRQs.
For events that are not time critical, such as ENUM, DERATE, etc., polling should be considered instead of using an IRQ.
The following registers are special registers which the CP307 uses to watch the onboard
hardware special features and a number of CompactPCI control signals.
Normally, only the system BIOS uses these registers, but they are documented here for
application use as required.
Note ...
Take care when modifying the contents of these registers as the system BIOS
may be relying on the state of the bits under its control.
4.5.1Watchdog Timer Control Register
The CP307 has one Watchdog Timer provided with a programmable timeout ranging from 125
msec to 256 sec. Failure to strobe the Watchdog Timer within a set time period results in a
system reset, NMI or an interrupt. The NMI and interrupt mode can be configured via the board
interrupt configuration register (0x289).
There are four possible modes of operation involving the Watchdog Timer:
• Timer only mode
• Reset mode
• Interrupt mode
• Dual stage mode
At power on the Watchdog is not enabled. If not required, it is not necessary to enable it. If required, the bits of the Watchdog Timer Control Register (0x282) must be set according to the
application requirements. To operate the Watchdog, the mode and time period required must
first be set and then the Watchdog enabled. Once enabled, the Watchdog can only be disabled
or the mode or the timeout changed by powering down and then up again. To prevent a Watchdog timeout, the Watchdog must be retriggered before timing out. This is done by writing a ’1’
to the WTR bit. In the event a Watchdog timeout does occur, the WTE bit is set to ’1’. What
transpires after this depends on the mode selected.
The four operational Watchdog Timer modes can be configured by the WMD[1:0] bits, and are
described as follows:
Timer only mode - In this mode the Watchdog is enabled using the required timeout period.
P R E L I M I N A R Y
Normally, the Watchdog is retriggered by writing a ’1’ to the WTR bit. In the event a timeout
occurs, the WTE bit is set to ’1’. This bit can then be polled by the application and handled accordingly. To continue using the Watchdog, write a ’1’ to the WTE bit, and then retrigger the
Watchdog using WTR. The WTE bit retains its setting as long as no power down-up is done.
Therefore, this bit may be used to verify the status of the Watchdog.
Reset mode - This mode is used to force a hard reset in the event of a Watchdog timeout. To
be effective, the hard reset must not be masked or otherwise negated. In addition, the WTE bit
is not reset by the hard reset, which makes it available if necessary to determine the status of
the Watchdog prior to the reset.
Interrupt mode - This mode causes the generation of an interrupt in the event of a Watchdog
timeout. The interrupt handling is a function of the application. If required, the WTE bit can be
used to determine if a Watchdog timeout has occurred.
Dual stage mode - This is a complex mode where in the event of a timeout two things occur: 1)
an interrupt is generated, and 2) the Watchdog is retriggered automatically. In the event a second timeout occurs immediately following the first timeout, a hard reset will be generated. If the
Watchdog is retriggered normally, operation continues. The interrupt generated at the first timeout is available to the application to handle the first timeout if required. As with all of the other
modes, the WTE bit is available for application use.
Table 4-6:Watchdog Timer Control Register
REGISTER NAMEWATCHDOG TIMER CONTROL REGISTERSIZE
ADDRESS0x2828 bits
BIT POSITION
CONTENTWTEWMD1WMD0WEN/WTRWTM3WTM2WTM1WTM0
DEFAULT00000000
ACCESSR/WR/WR/WR/WR/WR/WR/WR/W
BITNAMEDESCRIPTION/FUNCTION
7WTEWatchdog Timer Expired status bit:
6 - 5WMD[1:0]Watchdog mode settings:
4WEN/WTR Watchdog enable / watchdog trigger control bit:
3 - 0WTM[3:0]
76543210
MSB
0 Watchdog Timer has not expired
1 Watchdog Timer has expired
Writing a ’1’ to this bit resets it to 0
WMD1 WMD0Mode
0 0Timer only
0 1Reset
1 0Interrupt
1 1Dual Stage
0 Watchdog Timer has not been enabled
Prior to the Watchdog being enabled, this bit is known as WEN. After the Watchdog is
enabled, it is known as WTR. Once the Watchdog Timer has been enabled, this bit cannot be reset to 0. As long as the Watchdog Timer is enabled, it will indicate a ’1’.
1 Watchdog Timer is enabled
Writing a ’1’ to this bit causes the Watchdog to be retriggered to the timer value indicated by bits WTM[3:0].
The Hardware and Logic Revision Index Register signals to the software when differences in
the hardware and the logic require different handling by the software. It starts with the value
0x00 for the initial board prototypes and will be incremented with each change in hardware as
development continues.
Table 4-7:Hardware and Logic Revision Index Register
REGISTER NAMEHARDWARE AND LOGIC REVISION INDEX REGISTERSIZE
The I/O Status Register describes the CompactPCI, the Rear I/O and the local control signals.
The Rear I/O configuration is shown by the bits RCFG[1:0]. To indicate the active Firmware
Hub, the FSTA[1:0] bits are used. The CSLOT bit reflects the kind of slot in which the CP307
is plugged in. The fail signal is an output of the power supply and indicates a power supply
failure. For the description of the derate and enumeration signals, please refer to the Board
Interrupt Configuration Register (0x289).
Table 4-9:I/O Status Register
REGISTER NAMEI/O STATUS REGISTERSIZE
ADDRESS0x2868 bits
BIT POSITION
CONTENTRCFG1RCFG0FSTA1FSTA0CSLOTCENUMCFAILCDER
DEFAULT----000000
ACCESSRRRRRRRR
BITNAMEDESCRIPTION/FUNCTION
7 - 6RCFG[1:0]These bits indicate the Rear I/O configuration:
5 - 4FSTA[1:0]These bits indicate the active BIOS Firmware Hub Flash status:
3CSLOT0 Installed in a system slot
P R E L I M I N A R Y
2CENUM0 Indicates the insertion or removal of a hot swap system board (CPCI ENUM)
76543210
MSB
00 Rear I/O disabled
01 COM1, GPIO
10 Reserved
11 COM1, COM2
The default value of these bits depends on the CP307 version ordered (front or rear I/O)
and on the Rear I/O module, if used.
00 BIOS boot from FWH0
01 Reserved
10 BIOS boot from external FWH on the CP307-HDD module
The Board Interrupt Configuration register holds a series of bits defining the interrupt routing
for the Watchdog. If the Watchdog Timer fails, it can generate two independent hardware
events: NMI and IRQ5 interrupt.
The enumeration signal is generated by a hot swap compatible board after insertion and prior
to removal. The system uses this interrupt signal to force software to configure the new board.
The derate signal indicates that the power supply is beginning to derate its power output.
The Rear I/O GPIO Register controls the General Purpose outputs and holds the status of the
General Purpose inputs. This register can only be used if the Rear I/O configuration bits
RCFG[1:0] in Table 4-9 are set to “01” (i.e. if the GPIO function is enabled).
Table 4-14: Rear I/O GPIO Register
REGISTER NAMEREAR I/O GPIO REGISTERSIZE
ADDRESS0x28E8 bits
BIT POSITION
CONTENTGPO2GPO1GPO0GPI4GPI3GPI2GPI1GPI0
DEFAULT00011111
ACCESSR/WR/WR/WRRRRR
BITNAMEDESCRIPTION/FUNCTION
7GPO2GPO2 signal (3.3V TTL):
6GPO1GPO1 signal (3.3V TTL):
5GPO0GPO0 signal (3.3V TTL):
4GPI4GPI4 signal (3.3V TTL):
3GPI3GPI3 signal (3.3V TTL):
76543210
MSB
0 Output low
1 Output high
0 Output low
1 Output high
0 Output low
1 Output high
0 Input low
1 Input high
0 Input low
1 Input high
LSB
2GPI2GPI2 signal (3.3V TTL):
0 Input low
1 Input high
1GPI1GPI1 signal (3.3V TTL):
0 Input low
1 Input high
0GPI0GPI0 signal (3.3V TTL):
0 Input low
1 Input high
Note ...
The CP307 provides pull-up resistors on the Rear I/O signal pins GPI[4:0] which
leads to the default setting “input high” if the inputs are not connected.
The General Purpose Inputs support 3.3V TTL signalling only.
The delay timer enables the user to realize short, reliable delay times. It runs by default and
does not start again on its own. It can be restarted at anytime by writing anything other than a
’0’ to the delay timer control/status register. The hardware delay timer provides a set of outputs
for defined elapsed time periods. The timer outputs reflected in the Delay Timer Control/ Status
Register are set consecutively and remain set until the next restart is triggered again.
Table 4-15: Delay Timer Control/Status Register
REGISTER NAMEDELAY TIMER CONTROL / STATUS REGISTERSIZE
ADDRESS0x28F8 bits
BIT POSITION
CONTENTDTC7DTC6DTC5DTC4DTC3DTC2DTC1DTC0
DEFAULT00000000
ACCESSR/WR/WR/WR/WR/WR/WR/WR/W
BITNAMEDESCRIPTION/FUNCTION
7 - 0DTC[7:0]The hardware delay timer is operated via one simple 8-bit control/status register. During
76543210
MSB
normal operation, each of the 8 bits reflects a timer output which means defined elapsed
time period after the last restart according to the following bit mapping:
DTC[7:0] ValueAccuracy
Bit 7: 1 ms< + 0.04%
Bit 6:500 µs< + 0.08%
Bit 5:250 µs< + 0.16%
Bit 4:100 µs< + 0.4%
Bit 3:50 µs< + 0.8%
Bit 2:10 µs< + 4%
Bit 1:5 µs< + 8%
Bit 0: 1 µs< + 40%
Since the timer width and thus the availability of outputs varies over different implementations,
it is necessary to be able to determine the timer capability. Therefore, writing a ’0’ to the Delay
Timer Control/ Status Register followed by reading indicates the timer capability (not the timer
P R E L I M I N A R Y
outputs). For example, writing 0x00 and then reading 0xFF results in a 8-bit wide timer register.
This status register mode can be switched off to normal timer operation by writing anything other than a ’0’ to this register.
The considerations presented in the ensuing chapters must be taken into account by system
integrators when specifying the CP307 system environment.
5.1.1CP307 Baseboard
The CP307 baseboard itself has been designed for optimal power input and distribution. Still it
is necessary to observe certain criteria essential for application stability and reliability.
The table below indicates the absolute maximum input voltage ratings that must not be exceeded. Power supplies to be used with the CP307 should be carefully tested to ensure compliance
with these ratings.
Table 5-1:Maximum Input Power Voltage Limits
SUPPLY VOLTAGEMAXIMUM PERMITTED VOLTAGE
+3.3 V+3.6 V
+5 V+5.5 V
Warning!
The maximum permitted voltages indicated in the table above must not be
exceeded. Failure to comply with the above may result in damage to your
board.
The following table specifies the ranges for the different input power voltages within which the
board is functional. The CP307 is not guaranteed to function if the board is operated beyond
the prescribed limits.
Table 5-2:DC Operational Input Voltage Ranges
INPUT SUPPLY VOLTAGEABSOLUTE RANGERECOMMENDED RANGE
+3.3 V 3.2 V min. to 3.47 V max.3.3 V min. to 3.47 V max.
+5 V 4.85 V min. to 5.25 V max.5.0 V min. to 5.25 V max.
Backplanes to be used with the CP307 must be adequately specified. The backplane must provide optimal power distribution for the +3.3 V, +5 V and +12 V power inputs. It is recommended
to use only backplanes which have at least two power planes for the +3.3 V and +5 V voltages.
Input power connections to the backplane itself should be carefully specified to ensure a minimum of power loss and to guarantee operational stability. Long input lines, under dimensioned
cabling or bridges, high resistance connections, etc. must be avoided. It is recommended to
use POSITRONIC or M-type connector backplanes and power supplies where possible.
5.1.3Power Supply Units
Power supplies for the CP307 must be specified with enough reserve for the remaining system
consumption. In order to guarantee a stable functionality of the system, it is recommended to
provide more power than the system requires. An industrial power supply unit should be able
to provide at least twice as much power as the entire system requires. An ATX power supply
unit should be able to provide at least three times as much power as the entire system requires.
As the design of the CP307 has been optimized for minimal power consumption, the power
supply unit must be stable even without minimum load.
Where possible, power supplies which support voltage sensing should be used. Depending on
the system configuration this may require an appropriate backplane.
Note ...
Non-industrial ATX PSUs may require a greater minimum load than a single
CP307 is capable of creating. When a PSU of this type is used, it will not
power up correctly and the CP307 may hangup. The solution is to use an
industrial PSU or to add more load to the system.
The start-up behavior of CPCI and PCI (ATX) power supplies is critical for all new CPU boards.
These boards require a defined power sequence and start-up behavior of the power supply. For
information on the required behavior refer to the power supply specifications on the formfactors.org web site and to the CompactPCI (PICMG) specification on the picmgeu.org web site.
5.1.3.1Start-Up Requirement
P R E L I M I N A R Y
Power supplies must comply with the following guidelines, in order to be used with the CP307.
• Beginning at 10% of the nominal output voltage, the voltage must rise within
> 0.1 ms to < 20 ms to the specified regulation range of the voltage. Typically:
> 5 ms to < 15 ms.
• There must be a smooth and continuous ramp of each DC output voltage from
10% to 90% of the regulation band.
• The slope of the turn-on waveform shall be a positive, almost linear voltage increase and
have a value from 0 V to nominal Vout.
The +5 VDC output level must always be equal to or higher than the +3.3 VDC output during
power-up and normal operation.
Both voltages must reach their minimum in-regulation level not later than 20 ms after the output
power ramp start.
5.1.3.3Tolerance
The tolerance of the voltage lines is described in the CPCI specification (PICMG 2.0 R3.0).The
recommended measurement point for the voltage is the CPCI connector on the CPU board.
The following table provides information regarding the required characteristics for each board
input voltage.
Table 5-3:Input Voltage Characteristics
VO LTAGENOMINAL VALUETOLERANCEMAX. RIPPLE (p-p)REMARKS
5 V+5.0 VDC+5%/-3%50 mVMain voltage
3.3 V+3.3 VDC+5%/-3%50 mVMain voltage
+12 V+12 VDC+5%/-5%240 mVNot required
-12 V-12 VDC+5%/-5%240 mVNot required
V I/O (PCI)
signalling voltage
GNDGround, not directly connected to potential earth (PE)
The output voltage overshoot generated during the application (load changes) or during the
removal of the input voltage must be less than 5% of the nominal value. No voltage of reverse
polarity may be present on any output during turn-on or turn-off.
The power supply shall be unconditionally stable under line, load, unload and transient load
conditions including capacitive loads. The operation of the power supply must be consistent
even without the minimum load on all output lines.
Warning!
All of the input voltages must be functionally coupled to each other so that if
one input voltage fails, all other input voltages must be regulated proportionately to the failed voltage. For example, if the +5V begins to decrease, all other
input voltages must decrease accordingly. This is required in order to preclude
cross currents within the CP307.
Failure to comply with above may result in damage to the board or improper
system operation.
Note ...
If the main power input is switched off, the supply voltages will not go to 0V
instantly. It will take a couple of seconds until capacitors are discharged. If the
voltage rises again before it went below a certain level, the circuits may enter a
latch-up state where even a hard RESET will not help any more. The system
must be switched off for at least 3 seconds before it may be switched on again.
If problems still occur, turn off the main power for 30 seconds before turning it
on again.
5.1.3.5Rise Time Diagram
The following figure illustrates an example of the recommended start-up ramp of a CPCI power
supply for all Kontron boards delivered up to now.
Figure 5-1:Start-Up Ramp of the CP3-SVE180 AC Power Supply
The goal of this description is to provide a method to calculate the power consumption for the
CP307 baseboard and for additional configurations. The processor dissipates the majority of
the thermal power.
The power consumption tables below list the voltage and power specifications for the CP307
board and the CP307 accessories. The values were measured using an 8-slot passive CompactPCI backplane with two power supplies: one for the CP307 (5V and 3.3V power supply),
and the other for the hard disk. The operating systems used were DOS, Linux and Windows
XP. All measurements were conducted at a temperature of 25°C. The measured values varied,
because the power consumption was dependent on processor activity.
Note ...
The power consumption values indicated in the tables below can vary depending on the ambient temperature or the system performance. This can result in
deviations of the power consumption values of up to 10%.
For the power consumption measurements, the CP307 was populated with the following processors:
In addition, the following testing conditions were present during the power consumption measurements:
•DOS
With this operating system only one processor core was active. This operating system
has no power management support and provides a very simple method to verify the measured power consumption values.
• Linux/Windows® XP, IDLE Mode
With these operating systems both processor cores were in IDLE state.
and under the following testing conditions:
• CP307 Thermal Design Power (TDP) at 75%
These values represent the “typical” maximum power dissipation reached under OS-controlled applications.
• CP307 Thermal Design Power (TDP) at 100%
These values represent the maximum power dissipation achieved through the use of
specific tools to heat up the processor cores. 100% TDP is unlikely to be reached in real
applications.
P R E L I M I N A R Y
The following tables indicate the power consumption with soldered DDR2 SDRAM (there was
no SODIMM memory module mounted on the CP307). For measurements made with the Linux
and Windows® XP operating systems, the VGA resolution was 1024 x 768 pixels.
The following table indicates the power consumption of the CP307 accessories.
Table 5-8:Power Consumption of CP307 Accessories
MODULEPOWER 5 V
DDR2 SDRAM SODIMM PC2 5300 CL5 (DDR2 667) 512 MB—1 W - 2 W
DDR2 SDRAM SODIMM PC2 5300 CL5 (DDR2 667) 1 GB—1 W - 3 W
CompactFlash—100 mW - 300 mW
Gigabit Ethernet (per interface)—1.3 W - 1.4 W
POWER 3.3 V
AVERAGE
5.4Start-Up Currents of the CP307
The following table indicates the start-up currents of the CP307 with soldered memory during
the first 2-3 seconds after the power supply has been switched on. There was no SODIMM
memory module mounted on the CP307. The power consumption of the CP307 during operation is indicated in tables 5-4 to 5-7.
Table 5-9:Start-Up Currents of the CP307
POWER
5 Vpeak7.0 A7.0 A7.0 A7.0 A7.0 A
average2.0 A2.0 A2.0 A2.0 A2.0 A
CORE™ Duo
1.2 GHz (ULV)
CORE™ DUO
1.66 GHz (LV)
CORE™ DUO
2.0 GHz (SV)
CORE™2 DUO
1.5 GHz (LV)
CORE™2 DUO
2.16 GHz (SV)
3.3 Vpeak7.8 A7.8 A7.8 A7.8 A7.8 A
average0.8 A0.8 A0.8 A0.8 A0.8 A
For further information on the start-up current, please contact Kontron.
The following chapters provide system integrators with the necessary information to satisfy
thermal requirements when implementing CP307 applications.
6.1Board Internal Thermal Regulation
The thermal management architecture implemented on the CP307 can be described as being
two separate but related functions. The goal of these functions is to protect the processor and
reduce processor power consumption. Enabling the thermal control circuit allows the processor
to maintain a safe operating temperature without the need for special software drivers or interrupt handling routines.
The two thermal protection functions provided by the processor are:
1. Intel® Core™ Duo and Intel® Core™2 Duo Thermal Supervision
This function controls the processor temperature by SpeedStep® or clock modulation via
the internal Digital Thermal Sensor (DTS).
2. Thermtrip:
In the event of a catastrophic cooling failure resulting in extreme overheating, the processor and/or the 945GM Express GMCH will automatically shut down when the die temperature has reached approximately 125°C. This event is known as “Thermtrip”.
6.1.1CPU Internal Thermal Supervision
This function can be enabled and disabled in the BIOS, whereby the default value is: enabled.
When the internal thermal control circuit has been enabled and a high temperature situation
occurs, the internal clocks are controlled by SpeedStep®. If this is not sufficient, the clocks are
additionally modulated by alternately turning them off and on with a 50% duty cycle. This results in the reduction of the processor power consumption and the processor performance depending on the active SpeedStep® and the duty cycle. Cycle times are processor speed
dependent and will decrease linearly as processor core frequencies increase. The thermal control circuit is automatically deactivated when the temperature goes below the internal thermal
supervision point. The internal temperature sensors are located near to the hottest area of the
processor dies. Each processor is individually calibrated during manufacturing to eliminate any
potential manufacturing variations.
Note ...
The duty cycle and the internal thermal supervision point is factory configured
by Intel and cannot be modified. For all Intel® Core™ Duo and Intel® Core™2
Duo processors the internal thermal supervision point is 100°C.
P R E L I M I N A R Y
Note ...
The TH LED on the front panel always shows the status of the internal thermal
supervision regardless of whether it is enabled or disabled in the BIOS.