Revision History Intel® Server Board Set SE8500HW4
Revision History
Date Revision
Number
May 2005 1.0 Initial release.
Modifications
Disclaimers
Information in this document is provided in connection with Intel® products. No license, express
or implied, by estoppel or otherwise, to any intellectual property rights is granted by this
document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel
assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to
sale and/or use of Intel products including liability or warranties relating to fitness for a particular
purpose, merchantability, or infringement of any patent, copyright or other intellectual property
right. Intel products are not intended for use in medical, life saving, or life sustaining
applications. Intel may make changes to specifications and product descriptions at any time,
without notice.
Designers must not rely on the absence or characteristics of any features or instructions marked
"reserved" or "undefined." Intel reserves these for future definition and shall have no
responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.
This document contains information on products in the design phase of development. Do not
finalize a design with this information. Revised information will be published when the product is
available. Verify with your local sales office that you have the latest datasheet before finalizing a
design.
The Intel® Server Board Set SE8500HW4 may contain design defects or errors known as errata
which may cause the product to deviate from published specifications. Current characterized
errata are available on request.
Intel Corporation server baseboards contain a number of high-density VLSI and power delivery
components that need adequate airflow to cool. Intel’s own chassis are designed and tested to
meet the intended thermal requirements of these components when the fully integrated system
is used together. It is the responsibility of the system integrator that chooses not to use Intel
developed server building blocks to consult vendor datasheets and operating parameters to
determine the amount of air flow required for their specific application and environmental
conditions. Intel Corporation can not be held responsible if components fail or the Server Board
does not operate correctly when used outside any of their published operating or non-operating
limits.
Table 93. POST Messages......................................................................................................115
Revision 1.0
Intel order number D22893-001
xi
Product Overview Intel® Server Board Set SE8500HW4
< This page intentionally left blank. >
Revision 1.0
xii
Intel order number D22893-001
Intel® Server Board Set SE8500HW4 Product Overview
1. Product Overview
The Intel® Server Board Set SE8500HW4 is the fourth generation of four-way Intel® IA32 Server
Boards. The board set uses the Intel
processor technologies. This product diverges from other Intel
®
E8500 Chipset, and the next generation of memory and
®
server boards and platforms in
the following ways:
Addition of PCI Express* technology
Addition of Double Data Rate Two (DDR2) memory
Memory implemented across up to four Memory Boards, with enhanced performance
and reliability features
Optional mass storage expansion for Fibre Channel and RAID
Removal of IDE, floppy, and PS/2* ports
The Intel
MP with up to 8MB L3 cache and incorporates features that clearly differentiate it as a high
availability server. Building on previous server platforms, the Intel
®
Server Board Set SE8500HW4 supports up to four 64-bit Intel® Xeon™ Processors
®
Server Board Set
SE8500HW4 introduces redundant memory, networking, and the BIOS flash in addition to the
enterprise features of hot-swap PCI slots, standards-based server management and serveroriented embedded I/O. Remote monitoring and management features are also included,
providing a new level of user tools for server administration.
The Intel
to four Memory Boards plug vertically into the Mainboard. The board set was designed to work
with the Intel
SR6850HW4, a 6U chassis. The board set may also be used in a non-Intel chassis that meets
the power and cooling requirements found in this specification. Please refer to the IntelPlatform SR4850HW4 Technical Product Specification and Intel
®
Server Board Set SE8500HW4 consists of two primary boards: Main and Memory. Up
®
Server Platform SR4850HW4, a 4U chassis, and the Intel® Server Platform
®
®
Server Platform SR6850HW4
Server
Technical Product Specification for more information on these products.
Revision 1.0
Intel order number D22893-001
1
Product Overview Intel® Server Board Set SE8500HW4
This document describes the Mainboard and Memory Board components of the Intel® Server
Board Set SE8500HW4.
Figure 1. Intel® Server Board Set SE8500HW4, Populated
1.1 Board Set Features
This chapter discusses the features for the Intel® Server Board Set SE8500HW4, which
includes:
Up to four 64-bit Intel
Xeon™ Processors MP with up to 8MB L3 cache
Intel
®
E8500 Chipset:
- Intel
®
E8500 Chipset North Bridge (NB): provides two processor buses and
connection to I/O and memory subsystems
- Intel
®
E8500 eXtended Memory Bridge (XMB): provides hot-plug support for up to
64GB of DDR2 memory
- Intel
- Intel
®
6700 PXH 64-bit PCI Hub: provides support for PCI-X* I/O
®
IOP332 Storage I/O Processor : provides support for PCI-X adapters and
contains Intel
(ROMB)
- Intel
®
81801EB I/O Controller Hub 5 (ICH5): provides support for the system BIOS,
video, USB 2.0, and Serial ATA (SATA).
Advanced I/O slots including PCI Express* and PCI-X and support circuits:
- One hot-plug PCI Express x8 slot
- Three hot-plug PCI Express x4 slots
- One hot-plug 64-bit PCI-X 133MHz, 1.0 slot
- Two 64-bit PCI-X 100MHz, 1.0 slots (not hot-plug)
®
Xeon™ Processors MP with 1MB L2 cache or 64-bit Intel®
®
XScale™ technology to support optional RAID On Motherboard
Revision 1.0
2
Intel order number D22893-001
Intel® Server Board Set SE8500HW4 Product Overview
Server management with either the Intel
®
Management Module Professional or Intel®
Management Module Advanced
ATI* Radeon* 7000 video controller, with 16MB SDRAM
Broadcom* BCM5704 NetXtreme* Gigabit Ethernet controller: provides two ports on the
Optional ROMB support: provides two channels of RAID 0, 1, 5, 10 or 50
Optional custom Intel
®
Fibre Channel Module: provides two 2Gbps optical connectors
Intel® Server Board SE8500HW4 Main Board
CPU
1
CPU2CPU
FSB 1
E8500
North Bridge
(NB)
4
FSB 0
CPU
3
IMI D
IMI C
IMI B
IMI A
Memory Board
Memory Board
Memory Board
SE8500HW4 Memory Board
XMB
XMB
XMB
XMB
DIMM
DIMM
DIMM
DIMM
DDR2 DIMM
DIMM
DIMM
DDR2 DIMM
DIMM
DIMM
DIMM
DIMM
DDR2 DIMM
DIMM
DIMM
DDR2 DIMM
PCI-X 100 MHz
SCSI
Connector
DDR2 RAID DIMM
LSI*
53C1030
Ultra320*
SCSI
Controller
SCSI Channel A
Fibre Channel Module
BRCM5704*
Ethernet
Controller
SCSI Channel B
USB
Front Panel
Connector
PCIe x8
PCIe x4
PCIe x4
Act Key
RAID
PCIe x4
PCIe x4
PCIe x4
IOP332
Processor
6700
PXH
PCI-X* 100 MHz
PCI Express x4 (hot-plug)
PCI Express x4 (hot-plug)
PCI-X 133 MHz (hot-plug)
PCI Express* x8 (hot-plug)
PCI Express x4 (hot-plug)
IMM
RAID Smart
Battery
82801EB
ICH5
SATA
LPC
SATA
Connector
PCI-33
FWH
ATI*
Radeon*
7000
Video
Controller
SIO
10/100
Ethernet Port
Ethernet Port
External SCSI
Connector
(optional)
USB Port
USB Port
Video Port
COM1/EMP
GCM
(optional)
Figure 2. Intel® Server Board Set SE8500HW4 Interconnect Diagram
Revision 1.0
3
Intel order number D22893-001
Product Overview Intel® Server Board Set SE8500HW4
< This page intentionally left blank. >
Revision 1.0
4
Intel order number D22893-001
Intel® Server Board Set SE8500HW4 Processor and Chipset
2. Processor and Chipset
2.1 Processors Supported
The Intel® Server Board Set SE8500HW4 supports 64-bit Intel® Xeon™ Processors MP which
are based on the Intel
®
NetBurst™ microarchitecture. Several architectural and
microarchitectural enhancements have been added to this processor, including an increased L2
cache size and, for some models, an integrated L3 cache. Table 1 provides a feature set
overview of the 64-bit Intel
®
Xeon™ Processors MP.
Figure 3. 64-bit Intel® Xeon™ Processors MP
Table 1. Processor Feature Overview
Feature 64-bit Intel® Xeon™
Processors MP with
1MB L2 cache
Package FC-mPGA4
L2 cache size 1MB
L3 cache size N/A 4MB or 8MB
Core operating voltage 1.0975 to 1.4V 1.171 to 1.3250V
Cache operating voltage N/A 1.1 to 1.25V
Front side bus 667MHz with data-bus Error Correcting Code (ECC),
bandwidth up to 5.33GB/s
64-bit Intel® Xeon™
Processors MP with up to
8MB L3 cache
Revision 1.0
Intel order number D22893-001
5
Processor and Chipset Intel® Server Board Set SE8500HW4
The 64-bit Intel® Xeon™ Processors MP includes the following advanced features:
Intel
®
Extended Memory 64 Technology (EM64T) for executing both 32-bit and 64-bit
applications simultaneously
Intel
Intel
Execute-Disable Bit for hardware support of security features
Quad-channel DDR2 400MHz memory support
PCI Express for faster serial interconnects
Streaming Single Instruction, Multiple Data (SIMD) Extensions 2 and 3 (SSE2, SSE3)
For more information, please refer to the 64-bit Intel
cache Datasheet, 64-bit Intel
bit Intel
®
Hyper-Threading (HT) technology providing two logical processors
®
Demand-Based Switching (DBS) for power savings
®
®
®
Xeon™ Processors MP with 1MB L2 cache Specification Update, and 64-bit Intel®
Xeon™ Processors MP with up to 8MB L3 cache Datasheet, 64-
Xeon™ Processors MP with 1MB L2
Xeon™ Processors MP with up to 8MB L3 cache Specification Update.
2.1.1 Heat Sink
The Intel® Server Board Set SE8500HW4 uses the reference design Common Enabling Kit
(CEK) heatsinks, which meet the 64-bit Intel
targets. Each CEK heatsink consists of the following components:
Passive heatsink (with captive standoff and screws)
Thermal Interface Material (TIM-2) – to cover the entire processor Integrated Heat
Spreader (IHS) and the heatsink base
Hat spring – mounted below the Intel
®
Xeon™ Processors MP thermal performance
®
Server Board Set SE8500HW4 Mainboard
Revision 1.0
6
Intel order number D22893-001
Intel® Server Board Set SE8500HW4 Processor and Chipset
2.1.2 Installation Order
Some processor signals do not have on-die termination and must be terminated at an end
agent. The Intel
Front Side Buses (FSBs). For each bus with a processor installed, the first socket on that bus
must be used to ensure proper signal termination. A processor must be installed in socket 1
before socket 2, and socket 3 before socket 4. Refer to Table 2 for processor installation order.
®
Server Board Set SE8500HW4 Mainboard was designed with two separate
Table 2. Processor Installation Order
Sockets Number of
Processors
Four Installed Installed Installed Installed Installed Installed Installed
1. There is no performance gained by splitting the processors across the FSBs. Intel has
validated sequential process installation, with a one-processor configuration using
socket 1; a two-processor configuration using sockets 1 and 2; and a three-processor
configuration using sockets 1, 2 and 3.
2. The 9.1 VRM is only required when installing 64-bit Intel
®
Xeon™ Processors MP with
up to 8MB of L3 cache.
Revision 1.0
7
Intel order number D22893-001
Processor and Chipset Intel® Server Board Set SE8500HW4
2.2 Intel® E8500 Chipset
The Intel® E8500 Chipset is the highest performance, most scalable platform offering in the 64bit Intel
®
Xeon™ Processor MP family. The chipset represents the sixth-generation Intel fourway multi-processor platform, is architected for multi-core processors and includes these
advanced features:
Support for up to four 64-bit Intel
Maintains coherency across both buses
Double-pumped 40-bit address buses with a total address bandwidth of 167 million
®
Xeon™ Processors MP FSB operating at 667 MHz
addresses/second
Quad-pumped, 64-bit data bus providing a bandwidth of 5.3 GB/s per bus
x8 Single Device Data Correction (x8 SDDC) technology for memory error correction
Hardware memory initialization
ECC protection on data signals and parity protection on address signals
Support for hot-plug memory and performance operations
This section provides an overview of the chipset components, for more detailed information
refer to the Intel
®
E8500 Chipset Datasheets referenced in the Appendix.
2.2.1 North Bridge (NB)
The Intel® E8500 Chipset North Bridge (NB) is the center of the system architecture and
provides interconnection to:
Up to four 64-bit Intel
®
Xeon™ Processors MP via two 667 MHz FSBs optimized for
server applications
Up to 64GB memory via four Independent Memory Interfaces (IMI)
I/O subsystem components via one PCI Express and the Intel
®
82801EB I/O Controller
Hub 5 (ICH5)
2.2.2 eXtended Memory Bridge (XMB)
The Intel® E8500 Chipset eXtended Memory Bridge (XMB) provides interface between the NB
and DDR2 400MHz DIMMs. The Intel
Memory Boards, each with an XMB and four DDR2 400MHz DIMM locations.
®
Server Board Set SE8500HW4 includes up to four
Revision 1.0
8
Intel order number D22893-001
Intel® Server Board Set SE8500HW4 Processor and Chipset
2.2.3 Intel® IOP332 Storage I/O Processor
The Intel® IOP332 Storage I/O Processor contains a PCI Express-to-PCI-X bridge and performs
bridging functions between the PCI Express interface of the NB and PCI-X devices. The Intel
Server Board Set SE8500HW4 contains one Intel
The Intel® 82801EB I/O Controller Hub 5 (ICH5) provides a hub interface-to-PCI bridge, PCI-toLPC bridge and legacy I/O controllers. Some of the features of the ICH5 are not used in this
board set. The Intel
Integrated Serial ATA (SATA) controller
High-speed USB 2.0 host controller
ATI Radeon 7000 video controller
Support for System Management Bus (SMBus) specification, version 2.0 and I
ACPI power management logic support
Firmware Hub (FWH) interface support
®
Server Board Set SE8500HW4 contains one ICH5 which provides:
2
C
2.2.5 Intel® 6700 PXH 64-bit Hub (PXH)
The Intel® 6700 PXH 64-bit Hub performs bridging functions between the PCI Express interface
of the NB and PCI-X devices. The Intel
has two PCI bus interfaces which provide:
PCI Express interrupts are delivered in-band over the PCI Express bus via the Message Signal
Interrupt (MSI) mechanism.
PCI and PCI-X devices can deliver interrupts either by asserting IRQ signals that are routed to
the PXH or Intel
®
IOP332 Storage I/O Processor IOxAPIC, or over the PCI-X bus via MSI. In
either case, the PXH and/or Intel® IOP332 Storage I/O Processor forward the interrupt to the
NB as an Inbound Write for the processor to handle the event.
Table 4 describes how the interrupts for each of the PCI devices are mapped to the PXH and
The IDSEL signal is used as a chip-select for devices during read and write transactions. The
PXH and Intel® IOP332 Storage I/O Processor assert a specific address bit on a given PCI bus
to toggle the IDSEL signal to the PCI device. For the Intel
Mainboard the address bit to IDSEL mapping is shown in Table 5.
ROMB enabled on Intel IOP332
Storage I/O Processor
14 n/a Internal to Intel IOP332
®
Server Board Set SE8500HW4
Processor (B)
Processor (B)
Processor (A)
Processor (A)
Storage I/O Processor
Note: When the ROMB solution is enabled, the IDSEL to the LSI Logic 53C1030 is inhibited by
the Intel
system and the Intel
Since the Intel
Intel
®
IOP332 Storage I/O Processor. This effectively hides the SCSI controller from the
®
Fibre Channel Module is set to device 15 so that it is not affected by the device hiding
®
®
IOP332 Storage I/O Processor acts as the SCSI (or RAID) controller.
Fibre Channel Module is attached to the same bus as the SCSI controller, the
operation required for the ROMB solution.
Revision 1.0
12
Intel order number D22893-001
Intel® Server Board Set SE8500HW4 I/O Subsystems
3.1.3 Bus Arbitration Signals
Request (REQ#) signals indicate to the bus arbiter that an agent/device desires use of the bus.
The Grant (GNT#) signal indicates to the agent/device that access to the bus has been granted.
Every master has its own REQ#, which must be tri-stated while RST# is asserted. These are
point-to-point signals which are assigned to every bus master.
In the Intel
and Intel
BCM5704 and the Intel
Logic 53C1030, and the Intel
®
Server Board Set SE8500HW4 there is one arbiter for each PCI bus on the PXH
®
IOP332 Storage I/O Processor. The PXH contains an arbiter for slot 2 and the
®
IOP332 Storage I/O Processor contains an arbiter for slots 6 and 7, LSI
Wake On LAN (WOL) is supported on the Intel® Server Board Set SE8500HW4 either from PCI
devices through the PME# signal, or PCI Express via the WAKE# signal.
Any PCI Express adapter can generate a wake event by asserting the WAKE# signal. This
signal is OR’d to all other PCI Express WAKE# signals and routed to the ICH5 after being
qualified with intrusion and a prior graceful shutdown. The assertion of a WAKE# signal will
cause the system to return to the ACPI S0 sleep state. Once system power is up and the PCI
Express devices are configured, a PME message is sent to the NB identifying the device that
woke the system.
For all the PCI devices or the Ethernet controller, PME# is handled similarly to the PCI Express
WAKE# signal. All PME# signals are OR’d together and routed to the ICH5 after being qualified
with intrusion and a prior graceful shutdown. The PME assertion wakes the system but does not
generate an interrupt from the ICH5. Once the system is powered up, the PXH or Intel
Storage I/O Processor generate a PME interrupt message to the operating system. The
operating system determines which slot is the PME source by polling the PXH and Intel
®
IOP332
®
IOP332 Storage I/O Processor.
Revision 1.0
Intel order number D22893-001
13
I/O Subsystems Intel® Server Board Set SE8500HW4
3.1.5 PCI Hot Plug* Support
PCI Hot Plug* is the concept of removing a standard PCI adapter card from a system without
stopping the software or powering down the system as a whole.
In the Intel
®
Server Board Set SE8500HW4, PCI Slot 2 supports the PCI Hot-Plug Specification, Revision 1.1 and is configured so that the PXH isolates the slot from the PCI bus when no
adapter is present. The four PCI Express slots support the PCI Express Base Specification, Revision 1.0a.
3.1.5.1 Hardware Components
The Intel
®
Server Board Set SE8500HW4 contains buttons and LEDs to assist a user for hot
plug operations. Buttons provide isolation circuitry to physically disconnect the hot plug adapter
from the PCI buses while LEDs provide slot power and status. The LEDs have enough luminous
intensity to pass through system-level light pipes and be visible at the top of a system. An
attention button can be used to invoke a hot-plug sequence to remove or add an adapter
without the use of an operating system/software interface.
Table 7. PCI Hot Plug LEDs
LED State Meaning
Power
(Green)
Attention
(Amber)
Off Power off: All main rails have been removed from slot. Card can be inserted or removed.
On Power on: Slot is powered on. Card cannot be inserted or removed.
Blinking Power transition: Slot is in the process of changing state. Card cannot be inserted or
removed.
Off Normal: Normal operation.
On Attention: Power fault or operational problem at this slot.
Blinking Locate: Slot is being identified at the user’s request.
3.1.5.2 Software Components
PCI hot plug operations are supported by the system BIOS, an operating system driver and an
optional operating system administrative interface. The Intel
®
Server Board Set SE8500HW4
BIOS provides initialization of the hot plug hardware components, logging of hot plug events
through server management and ACPI table generation. Microsoft* Windows* Server 2003,
Enterprise Edition includes support for PCI hot plug through the taskbar “Unplug or Eject
Hardware” interface but may require an updated adapter device driver. Refer to other operating
systems’ manuals for more information on how to perform hot-plug operations. Reference the
PCI adapter release notes for specific information on support and driver requirements.
Revision 1.0
14
Intel order number D22893-001
Intel® Server Board Set SE8500HW4 I/O Subsystems
3.1.5.3 Hot Removal Example
3.1.5.3.1 Under Microsoft Windows Server 2003, Enterprise Edition:
1. Open the cover of the system to access the adapters and status LEDs.
2. Double-click “Unplug/Eject” in the taskbar to open the “Unplug or Eject Hardware” menu.
3. Select the device to be removed and click “Stop”.
4. Press the attention button for the slot. (press the attention within five seconds to abort the
hot plug operation)
5. Wait for the power LED to turn on.
6. Enable the device in your operating system.
Note: If the attention LED is blinking, a power fault has occurred. The user may need to remove
the adapter, wait for the LED to turn off, and re-start the hot add operation.
Revision 1.0
Intel order number D22893-001
15
I/O Subsystems Intel® Server Board Set SE8500HW4
3.2 Ultra320 SCSI Subsystem
A single LSI Logic* 53C1030 controller provides the on-board Ultra320 SCSI interface. The
controller resides on the PCI Bus Segment A (PX1A), off the Intel® IOP332 Storage I/O
Processor. For optimal performance, the controller is configured as a 64-bit PCI-X 100MHz
device.
The LSI Logic 53C1030 supports two Ultra320 SCSI channels, both validated for LVDS
operation. In the Intel
hot-swap hard disk drive bay and the second is optionally connected to an external connector.
In the Intel
®
Server Platform SR6850HW4 both channels are routed to the internal hot-swap
®
Server Platform SR4850HW4 the first channel is routed to the internal
hard disk drive bay. Intel has not validated Single Ended (SE) operation for this device.
The Mainboard provides active terminators, termination voltage, auto re-sealable fuse, and
protection diode for both SCSI channels. The SCSI ROM allows for the configuration of onboard termination.
PCI Express and PCI-X adapter cards based on a LSI Logic 53C1030 controller should have
the option ROM for the slot turned off in the system BIOS setup. This will allow the embedded
LSI Logic 53C1030 controller firmware to manage the add-in adapters. The Intel
®
Server Board
Set SE8500HW4 Mainboard does not have a physical flash device, so the system BIOS loads
the required RISC F/W into the embedded LSI Logic 53C1030 controller during POST. A
53C1030-based adapter cannot take control of the embedded SCSI controller since those cards
do not have the required RISC F/W to start the embedded SCSI device. Starting with the LSI
Logic Fusion-MPT* SCSI BIOS 5.10.02, the embedded LSI Logic 53C1030 SCSI controller can
control additional LSI Logic 53C1030-based adapter cards.
Revision 1.0
16
Intel order number D22893-001
Intel® Server Board Set SE8500HW4 I/O Subsystems
3.3 Intel® RAID On Motherboard (ROMB)
The Intel® IOP332 Storage I/O Processor, in conjunction with the LSI Logic 53C1030, provides
an optional RAID On Motherboard (ROMB) solution which supports RAID levels 0, 1, 5, 10, and
50. A 2MB flash component and a non-volatile SRAM store the code and hardware
configuration information.
To activate the ROMB solution, a physical Intel
RAID DIMM must be installed on the Intel
contains a registration code required to unlock the LSI Mega RAID* solution. The DDR2
400MHz RAID DIMM serves as memory for the Intel
cache to store write data for the drives. In addition to these components an Intel
®
®
RAID Activation Key (RAK) and DDR2 400MHz
Server Board Set SE8500HW4 Mainboard. The RAK
®
IOP332 Storage I/O Processor and a disk
®
RAID Smart
Battery (RSB) may also be installed to refresh the RAID DIMM when system power drops below
specifications.
After installing a RAK and DDR2 400MHz RAID DIMM, and optional RSB, the system BIOS
setup allows the user to enable the ROMB solution. During option ROM scan, an option to
configure the RAID is displayed. The following three chapters provide an overview of the Intel
ROMB solution, however, for more information refer to the Intel
®
RAID Smart Battery Technical
Product Specification.
3.3.1 Intel® RAID Activation Key (RAK)
The RAK is a round one-wire serial EEPROM device programmed by Intel. This key has a
registration code required to enable the LSI Mega RAID* solution.
3.3.2 DDR2 RAID DIMM
The ROMB solution only supports 400MHz registered ECC, with a CAS latency of four clock
cycles. Please refer to the Intel
supported memory.
®
Server Board SE8500HW4 Memory Qualification List for
3.3.3 Intel® RAID Smart Battery (RSB)
The RSB keeps the contents of the DDR2 400MHz RAID DIMM preserved if power drops below
specifications. When the Intel
specifications, it initiates a power fail sequence that safely puts the RAID DIMM into self-refresh
state. The power subsystem generates enough of a delay to allow the Intel
Processor to complete its power fail sequence, even in the event of total system power loss.
After the power fail sequence is completed, additional logic keeps the RAID DIMM in selfrefresh mode. When power is restored, data from the RAID DIMM is safely written to the disk
array.
Revision 1.0
®
IOP332 Storage I/O Processor senses power has dropped below
®
IOP332 Storage I/O
Intel order number D22893-001
17
I/O Subsystems Intel® Server Board Set SE8500HW4
3.4 Gigabit Ethernet
A single Broadcom* BCM5704C controller provides the on-board Gigabit Ethernet interface.
This controller has two ports that can independently operate at 1000/100/10 Mbps and support
failover and teaming for greater reliability and performance. The two Media Access Controllers
support full-duplex and half-duplex modes at all speeds and have their own PCI configuration
space and on-chip memory for higher performance with load balancing and packet buffering.
For optimal performance, the controller is configured as a 64-bit PCI-X 133MHz device. The
ICH5 contains an Ethernet controller, but this device is not used by the Intel
®
Server Board Set
SE8500HW4.
3.5 Serial ATA (SATA)
The ICH5 provides a Serial ATA (SATA) interface with a transfer rate of up to 1.5GB/s. The
®
Intel
Server Board Set SE8500HW4 Mainboard has a standard 7-pin vertical connector for this
feature. SATA cables should be 1m (40 inches) or less in length.
3.6 Fibre Channel
The Intel® Fibre Channel Module seats into a custom-wired PCI Express x16 slot on the Intel®
Server Board Set SE8500HW4 Mainboard, which is attached to the Intel
®
IOP332 Storage I/O
Processor. The module uses a Qlogic* ISP2322 FC-PCI-X controller and has the following
features:
Two independent 2 Gbps Fibre Channel ports
Support for Fibre Channel virtual interface (VI) protocol
Automatically negotiates Fibre Channel bit rate (1 or 2 Gbps)
Supports up to 400 MBps sustained Fibre Channel data transfer rate
1 MB SRAM per port
Data and code parity protection
Host intervention not required to execute complete SCSI, IP, or VI operations
LC-style optical connectors
Works with the Qlogic SANsurfer* Management Suite and other Qlogic FC cards
For more information, please refer to the Intel
®
Fibre Channel Module User Guide.
3.7 Firmware Hubs
The Intel® Server Board Set SE8500HW4 Mainboard has a combined total of 4MB flash
memory that serves as the firmware hub (FWH) for the system BIOS. The system BIOS fits into
2MB of flash, but twice that is required to support the rolling BIOS feature. See Chapter 5 for
more information on the rolling BIOS.
Revision 1.0
18
Intel order number D22893-001
Loading...
+ 102 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.