INTEL OEM PRODUCTS AND SERVICES DIVISIONPRELIMINARY - REV 0.1
®
Technical Product Summary
TM
Classic/PCI i486
Baby-AT Motherboard
Models:
BP4S33AT
BP4D33AT
BP4D266AT
Preliminary Version 0.1
April, 1993
Order Number PRELIMINARY
Page 2
INTEL OEM PRODUCTS AND SERVICES DIVISIONPRELIMINARY - REV 0.1
Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor
does it make a commitment to update the information contained herein.
Intel Corporation retains the right to make changes to these specifications at any time, without notice.
Contact your local sales office to obtain the latest specifications before placing your order.
The following are trademarks of Intel Corporation and may only be used to identify Intel products:
MDS is an ordering code only and is not used as a product name or trademark. MDS is a registered trademark of Mohawk Data Sciences
Corporation.
CHMOS and HMOS are patented processes of Intel Corp.
Intel Corporation and Intel's FASTPATH are not affiliated with Kinetics, a division of Excelan, Inc. or its FASTPATH trademark or products.
TRADEMARK ACKNOWLEDGMENTS
ATI is a trademark of ATI Technologies Inc.
AutoCAD is a trademark of Autodesk Inc.
BAPCo and Sysmark92 are trademarks of the Business Applications Performance Corporation.
Cadvance is a trademark of ISICAD Inc.
Centronics is a trademark of Centronics Data Computer Corp.
IBM, MDA, MCGA, EGA, VGA, Personal System/2, PS/2, PC/XT and PC/AT are trademarks of International Business Machines.
Microsoft, MS-DOS, OS/2, Xenix and Windows are trademarks of Microsoft Corporation.
Novell is the trademark of Novell, Inc.
PolySwitch is a registered trademark of Raychem Corporation.
SCO is a trademark of Santa Cruz Operations, Inc.
SPEC, SPECratio, SPECint92 and SPECfp92 are trademarks of the Standard Performance Evaluation Corporation.
UNIX is a trademark of AT&T Bell Laboratories.
Western Digital is a trademark of Western Digital Corp.
All other trademarks are the property of their respective owners.
Page 3
INTEL OEM PRODUCTS AND SERVICES DIVISIONPRELIMINARY - REV 0.1
INTEL OEM PRODUCTS AND SERVICES DIVISIONPRELIMINARY - REV 0.1
Introduction
The Classic/PCI i486 Baby-AT Motherboard delivers excellent, cost effective performance in a very affordable i486
platform. A wide range of CPU offerings provides immediate performance flexibility, and a single 238-pin blue
OverDrive Ready ZIF (Zero Insertion Force) processor socket allows upgrades to higher performance in the future.
Additionally, by incorporating a second level, high performance cache and four SIMM sites for memory expansion to 128
MB, five ISA expansion connectors and three PCI connectors, the Classic/PCI i486 Baby-AT Motherboard is ideally
featured for expandable, performance sensitive desktop applications. The Classic/PCI i486 Baby-AT Motherboard will
excel in high end i486 Processor desktop PCs running existing compatible applications.
An easy upgrade path to higher CPU performance is built into the Classic/PCI i486 Baby-AT Motherboard. The processor
socket accepts either an i487SX to enhance performance with numeric intensive applications, or an OverDrive
Processor, Intel's upgrade component that doubles the speed of all i486 internal processes. Support for the next generation
OverDrive Processor, based on the Pentium CPU, protects today's investment in the Classic/PCI i486 Baby-AT
Motherboard.
The mini-Baby-AT board − with i486 CPU, cache, and integrated I/O − is the smallest PCI-based motherboard solution
on the market today that is upgrade able to an OverDrive processor based on Pentium CPU technology.
BABY-AT FORM FACTOR
The Classic/PCI i486 Baby-AT motherboard matches the Baby-AT standards well established in the PC industry, while
reducing the size from the full length (13") form factor. This Baby-AT industry standard specifies the maximum board
size, board mounting locations, and location for the keyboard connector, as well as expansion slot placement. The
Classic/PCI i486 Baby-AT meets all of these requirements while adding PCI expansion possibilities. Figure 1 illustrates
the Baby-AT form factor. A list of several chassis suppliers supporting the Baby-AT standard is included in Appendix
I.
INTEL OEM PRODUCTS AND SERVICES DIVISIONPRELIMINARY - REV 0.1
Board Level Features
CPU
The Classic/PCI i486 Baby-AT motherboard has a wide price/performance range to meet a variety of customer needs.
Four base CPU options are available:
• an i486 SX running at 33 MHz;
• an i486 DX at 33 MHz;
• an i486 DX2 at 66 MHz; or
• a next generation i486 processor operating at 3.3V internally, and 33 MHz bus speed
The Classic/PCI i486 Baby-AT motherboard supports all of the functionality of the i486. Common features of the CPU
include backward compatibility with the 8086, 80286, and i386 CPUs, burst mode bus cycles, and an on-chip 8 KB
cache. The cache is 4-way set associative, uses a write-through policy, and can be disabled via software.
The i486 DX CPU contains an on-chip numeric coprocessor to increase the speed of floating point operations. This
coprocessor is backward code-compatible with i387 DX and i387 SX math coprocessors and complies with
ANSI/IEEE standard 754-1985. The i486 SX does not include the numeric coprocessor. The i486 DX2 incorporates
clock-doubling technology developed by Intel to offer the highest CPU performance available today.
PERFORMANCE UPGRADE
The Classic/PCI i486 Baby-AT motherboard incorporates a single 238-pin processor socket allowing easy upgrades to
CPU performance. All Classic/PCI i486 Baby-AT motherboards can be upgraded with an OverDrive Processor −
including future OverDrive Processors based on the Pentium CPU architecture. These upgrades will provide
significantly higher CPU performance and numeric capability. In addition, systems with a i486 SX/33 CPU can
improve floating point performance by installing an i487 SX/33 in place of the CPU. When replacing an i486 SX/33
CPU with an OverDrive Processor no jumper change are required; just power up and go!
SECOND LEVEL CACHE
In addition to the i486 CPU's internal cache, the Classic/PCI i486 Baby-AT motherboard was designed with a second
level cache using industry-standard SRAM. The 82424TX CDC includes a direct-mapped, write-back cache controller.
The motherboard includes four 32K x 8 20ns cache SRAM devices for a total of 128 KB cache memory.
SYSTEM BIOS
The Classic/PCI i486 Baby-AT Motherboard uses American Megatrends Incorporated (AMI) i486 CPU ROM BIOS,
which provides ISA compatibility. The system BIOS is stored in FLASH EEPROM, providing easy upgradability of
program code space from a floppy disk or a file downloaded from a BBS; BIOS upgrades will be available for download
from iPAN, the electronic bulletin board service of IntelTechDirect™. In addition to the AMI BIOS, the FLASH
memory also contains the PCI Auto-configuration utility, SETUP utility, Power-On Self-Tests (POST), and update
recovery code. For improved system performance, the Classic/PCI i486 Baby-AT Motherboard supports system BIOS
shadowing, allowing the BIOS to execute from 32-bit on-board write-protected DRAM instead of the slower 8-bit
FLASH devices. The Classic/PCI i486 Baby-AT BIOS sign-on during POST is along the bottom of the screen, and
contains information which identifies revision and type of BIOS. On the lower left is a four digit code which denotes
revision; first production units will display 0101, and as updates occur will roll the "minor revision number", i.e. 0102.
BIOS level and board identifier code is contained on the lower right side, and will be P00.AQ0 for the Classic/PCI i486
Baby-AT motherboard. As a note, A01 denotes Alpha revision 01, and B01 denotes Beta revision 01.
Further information on BIOS functions can be found in the IBM PS/2 and Personal Computer BIOS Technical
Reference published by IBM, and the ISA and EISA Hi-Flex AMIBIOS Technical Reference published by AMI and
available at most technical bookstores.
PCI AUTO-CONFIGURATION CAPABILITY
The PCI Auto-configuration feature provides a new level of user satisfaction. Simply plug a PCI add-in card into an
empty connector and turn the system on. The BIOS automatically configures interrupts, DMA channels, I/O space,
etc. This eliminates the requirement for adapter card jumper changes due to resource conflicts, and provides
unrivaled ease of use in a PC.
Page 7
INTEL OEM PRODUCTS AND SERVICES DIVISIONPRELIMINARY - REV 0.1
System Address
FLASH Memory Area
F0000H
FFFFFH
64 KB Main BIOS
The auto-configuration routine operates in conjunction with an ISA configuration utility. This utility enables the user
to specify the ISA options used, and ties into the PCI configuration software transparently to provide seamless add-in
card installation.
SETUP UTILITY
Classic/PCI i486 Baby-AT incorporates many commonly used system setup features into the FLASH EEPROM. The
BIOS SETUP Program has been enhanced and provides several new options to take advantage of the Classic/PCI
i486 Baby-AT Motherboard's new features. New options include:
•Auto configuration of IDE hard disks.
•Support for four IDE disk drives (primary and secondary)
•Serial Port 1 -- Enable/Disable
•Serial Port 2 -- Enable/Disable
•Parallel Port -- Enable/Disable, Bi-directional/Output only
•Cache/Shadow Memory Option -- Provides the user the option to assign a block of addresses below the 1 MB
boundary as non-shadowed, non-cached. Primarily used for expansion card ROM which causes timing issues
when shadowed and cached.
•ISA interrupts - Allows ISA interrupts IRQ9, IRQ10, IRQ15 to be assigned to add-in ISA adapters, thereby
informing the PCI configuration utility which interrupts not to use.
The setup utility is accessible only during the Power-On Self Test by pressing the <F1> key anytime after the POST
memory test has begun and before boot begins. For security purposes, access to SETUP can be disabled via a jumper
on the motherboard. The ROM-based setup allows the system configuration to be modified without opening the
system for most basic changes. Setup options are detailed in the Appendices.
FLASH IMPLEMENTATION
The Intel 28F001BXT 1 Mb FLASH component is organized as 128K x 8 (128 KB). The Flash device is divided into
five areas, as described in Table 2.
EE000HEFFFFH8 KB Boot Block (Not FLASH erasable)
ED000HEDFFFH4 KB Parameter Block (used for PCI)
EC000HECFFFH4 KB Flash User Area
E0000HEBFFFHSystem BIOS
Table 1. Flash Memory Organization
The FLASH device resides in system memory in two 64 KB segments starting at E0000H, and is distributed in two
different organizations, depending on the mode of operation. In Normal Mode address line A16 is inverted,
switching the E000H and F000H segments so that the BIOS is organized as shown in the system address column
above. Recovery mode removes the inversion on address line A16, swapping the E000H and F000H segments so that
the 8 KB boot block resides at FE000H where the i486 expects the bootstrap loader to exist. This mode is only
necessary in the unlikely event that a BIOS upgrade procedure is interrupted, causing the BIOS area to be left in an
unusable state. For information on recovering the BIOS in the event of a catastrophic failure, refer to the Appendices.
UPGRADE UTILITY
FLASH memory brings new opportunities for distributing BIOS upgrades. Installing a new version of BIOS will no
longer require removal of the system cover and the replacement of EPROM's. Instead, the upgrade can be done
completely from a floppy diskette. Easy access to BIOS upgrades will be available through download able files on
the iPAN bulletin board.
Security is provided in two ways. First, the FLASH upgrade utility insures the upgrade BIOS matches the target
system to prevent accidentally installing a BIOS for a different type of system. Second, security to prevent
unauthorized changes to the BIOS is provided via a write protect jumper on the motherboard. The default setting is
to allow BIOS upgrades. A recovery jumper is provided to recover from the unlikely event of an unsuccessful BIOS
upgrade. It forces the ROM decode to access a 32 KB block of write protected code in the FLASH device that
facilitates recovery. The default value for this jumper (RV) is for "normal" mode (note: this jumper is not changed
during normal BIOS updates, it is used only if a problem is encountered).
The disk-based FLASH upgrade utility (FMUP.EXE; download able from iPAN) has three options for BIOS
upgrades:
Page 8
INTEL OEM PRODUCTS AND SERVICES DIVISIONPRELIMINARY - REV 0.1
• The FLASH BIOS can be updated from a file on a disk;
• The current BIOS code can be copied from the FLASH EEPROM to a disk file as a backup in the event that an
upgrade cannot be successfully completed; and
•The BIOS in the FLASH device can be compared with a disk file to ensure the system has the correct BIOS
version.
FLASH USER AREA
Classic/PCI i486 Baby-AT supports a 4 KB programmable Flash User area located at ED000H-EDFFFH. A
programmer may use this area to display a customized message or to execute a small program. The Classic/PCI i486
Baby-AT BIOS accesses the user area just after completing the POST (Power-On Self-Test) if the setup option is
enabled. The flash user area may be updated by running the FMUP.EXE utility, which expects the update files to
have a .USR extension. Sample programs and instructions are in the file CLSUSER.ZIP on the iPAN bulletin board.
KEYBOARD (AND MOUSE) INTERFACE
An Intel 8742 surface mount micro controller contains the Phoenix Technologies' compatible keyboard/mouse
controller code. An AT style keyboard connector is located on the back panel side of the motherboard. The 5V line on
this connector is protected with a PolySwitch circuit which acts much like a fuse except that it re-establishes the
connection after an over-current condition is removed. While the PolySwitch eliminates the possibility of having to
replace a fuse, care should be taken to turn the system power off before installing or removing a keyboard. As a
manufacturing option, customers whose chassis will allow two PS/2 style connectors, one for mouse and one for
keyboard, can be supported by offering PS/2 configuration instead of AT. The 8742 micro controller code supports
Power-On/Reset (POR), network, and keyboard password protection. Network and keyboard passwords require
programs contained on the utility disk that ships with the system, the POR password is set via the SETUP program. In
addition, the keyboard controller provides for the following "HOT" key sequences:
•CTRL-ALT-DEL: System software reset. This sequence performs a software reset of the system by jumping to
the beginning of the BIOS code and running the POST operation, excluding memory tests.
•<TBD 1> and <TBD 2>: Turbo mode selection. <TBD 1> sets the system for de-turbo mode (emulation of an 8
MHz 80286 CPU using wait states) and <TBD 2> sets the system for turbo mode (its normal operation at 33
MHz). Changing the Turbo mode may be prohibited by an operating system or application software.
SYSTEM MEMORY
The Classic/PCI i486 Baby-AT Motherboard provides four 36-bit wide SIMM sites for memory expansion with
single/dual sided SIMM modules. The memory array is controlled by the Intel 82424TX CDC, and data buffering is
provided by an Intel 82423TX DPU. The four SIMM sites support 256K x 36, 512K x 36, 1M x 36, 2M x 36, 4M x 36
and 8M x 36 SIMM modules. Minimum memory size is 2 MB, and maximum memory size, using four 8M x 36
SIMM modules, is 128 MB.
Memory is always interleaved in two banks; therefore the SIMM sites must be stuffed in pairs. Memory timing is
designed for 70ns fast page devices, faster DRAMs will operate in the board but will provide no performance
improvement. Parity generation/checking is provided for each 8-bit byte.
SIMMs may be installed in combinations of two or four modules; each two SIMMs within an interleaved bank must be
of the same memory size and type (see the Appendix for a complete list of combinations). There are no jumper settings
required for the memory size configuration, the System BIOS automatically sizes memory and initializes the 82424TX
DRAM controller for appropriate DRAM configuration.
CORE CHIP SET
The core chip set is the Intel Saturn chip set, consisting of one 82424TX Cache/DRAM Controller (CDC), one
82423TX Data Path Unit (DPU) device, and one 82378IB System I/O (SIO) bridge chip. This document will outline the
general functionality, for more detailed information refer to the data sheet for the 82420 PCISet from Intel. The Saturn
chip set provides the following functions:
• CPU reset control
• CPU L1 cache control
• CPU burst mode control
• CPU interface control
• Integrated L2 write-back cache controller with tag comparator
•Page-mode DRAM controller
Page 9
INTEL OEM PRODUCTS AND SERVICES DIVISIONPRELIMINARY - REV 0.1
• Burst memory read/write control logic
• Data bus conversion to PCI
• Parity generation/detection to memory
• AT-BUS direction control
• Chip select for keyboard controller and RTC
• Speaker control
• NMI logic
• Floating-point coprocessor interface
• Keyboard reset and gate A20 emulation logic
• DMA controller
• Interrupt controller
• Counters/Timers
82424TX CACHE/DRAM/CONTROLLER (CDC)
The 82424TX provides all control signals necessary to drive the DRAM array, including multiplexed address signals.
It also controls system access to memory and generates snoop controls to maintain cache coherency.
82423TX DATA PATH UNIT (DPU)
The 82423TX provides data bus buffering and dual port buffering to the memory array. Controlled by the 82424TX,
the 82423TX device adds one load to the PCI bus and performs all the necessary byte and word swapping required.
Memory and I/O write buffers are included in these devices.
82378IB SYSTEM I/O (SIO)
The 82378IB integrates seven 32-bit DMA channels, five 16-bit timer/counters, two eight-channel interrupt
controllers, NMI logic, refresh address generation, and PCI/ISA bus arbitration circuitry together onto the same
device.
EXPANSION SLOTS
The Classic/PCI i486 Baby-AT Motherboard contains support for up to seven populated expansion slots, offering ISA
and PCI connectors. These connectors include four ISA bus expansion slots, and two PCI expansion slots; the seventh
slot uses both an ISA connector and a PCI connector side by side, and can accept either an ISA or PCI adapter board
but not both together. The expansion cards are oriented perpendicular to the motherboard. All three PCI expansion
slots accept PCI master cards, fully supporting the PCI specification.
SMC 37C663 SUPER I/O CONTROLLER
Control for the integrated serial ports, parallel port, floppy drive and IDE hard drive interface is incorporated into a
single component, the SMC FDC37C663. This component provides:
•IBM and Centronics compatible bi-directional parallel port controller
•Industry standard floppy controller (with 2.88 MB floppy support)
•IDE hard disk decode and chip select
Header connectors are available near the back of the board for cabling these options. The serial ports can be enabled as
COM1 and COM2 or disabled. The parallel port can be enabled via the SETUP program as LPT1 or disabled, and can
be set as bi-directional or output only when enabled.
DALLAS DS12887 REAL TIME CLOCK, CMOS RAM AND BATTERY
The Real Time Clock (RTC) is implemented using a Dallas DS12887 device. The DS12887 is accurate to within 13
minutes/year and requires no external support (the battery and oscillator are integrated into the device). The
component is soldered into the board (the internal battery has an estimated lifetime of ten years).
The RTC can be set via the BIOS SETUP Program. CMOS memory supports the standard 128-byte battery-backed
RAM, fourteen bytes for clock and control registers, and 114 bytes of general purpose non-volatile CMOS RAM. All
CMOS RAM is reserved for BIOS use. The CMOS RAM can be set to specific values or cleared to the system default
values using the BIOS SETUP program. Also, the CMOS RAM values can be cleared to the system defaults by using a
hardware jumper. The appendices contain a list of jumper configurations.
Page 10
INTEL OEM PRODUCTS AND SERVICES DIVISIONPRELIMINARY - REV 0.1
FRONT PANEL CONNECTORS
A connector (J1C1) is provided for installing a speaker. The speaker provides error beep code information during the
Power-On Self Test if the system cannot use the video interface. The Classic/PCI i486 Baby-AT product guide contains
beep and error code information.
Connectors J1B2, J1B1, J1C1B, and J1A2, J1A1 supply front panel connections to Reset, Key lock, and Turbo
switches, and hard disk and turbo LEDs, respectively.
SECURITY
Security features are incorporated into the Classic/PCI i486 Baby-AT system BIOS.
BIOS PASSWORD
A BIOS password feature provides security during the boot process. A password can be entered using the Setup
utility and must be re-entered prior to disk boot each time the system is reset. The password can be changed at the
password prompt by entering <old password> / <new password> / <new password> <enter>. The password also can
be cleared by entering <old password> / <enter>. If the password is forgotten, it can be cleared by turning off the
system and setting jumper PW to the right. After the system has finished the Power-On Self Test, turn the system off
and reset jumper PW to the left. This allows the user access to the password feature, but with the forgotten password
cleared.
SETUP ENABLE JUMPER
A jumper on the baseboard controls access to the BIOS Setup utility. By setting jumper SE to the right, the user is
prevented from accessing the Setup utility during the Power-On Self Test or at any other time.
Page 11
INTEL OEM PRODUCTS AND SERVICES DIVISIONPRELIMINARY - REV 0.1
System Integration Features
BACK PANEL CONNECTIONS
The back panel provides external access to the keyboard controller integrated on the Classic/PCI i486 Baby-AT
motherboard. Figure 4 shows the back panel connections.
Keyboard connector
Figure 2. Classic/PCI i486 Baby-AT Back panel
POWER SUPPLY
The Classic/PCI i486 Baby-AT board could be powered by a 200 watt switch able power supply, providing
power for onboard resources, add-in cards, and peripherals.
DC VoltageMax. Continuous
Current
+5V18.5A18.52.5A
-5V0.9A0.9A0A
+12V4.6A9.5A0.5A
-12V0.5A0.5A0A
Table 2. Classic/PCI i486 Baby-AT Current Requirements
Table 2 lists the current used by system resources. This information is preliminary and is provided only as a guide for
calculating approximate total system power usage with additional resources added.
ResourceTypical Power
Classic/PCI i486 Baby-AT baseboard, 16 MB (8 MB in each
of two banks), 128K cache
Teac 3½" Floppy drive1.7 Watts
Table 3. Current Use by System Resources (Preliminary)
Peak Current
15 Seconds
Minimum
Current Load
50 Watts
Page 12
INTEL OEM PRODUCTS AND SERVICES DIVISIONPRELIMINARY - REV 0.1
Appendices
APPENDIX A − USER-INSTALLABLE UPGRADES
SYSTEM MEMORY
Table A-1 shows the total system memory based on the listed combinations of SIMMs in the four SIMM sockets.
SIMM 1,2 (Bank 0)
SIMM Type (Amount)
256K X 36 (1 MB)Empty2 MB
256K X 36 (1 MB)256K X 36 (1 MB)4 MB
256K X 36 (1 MB)512K X 36 (2 MB)6 MB
256K X 36 (1 MB)1M X 36 (4 MB)10 MB
256K X 36 (1 MB)2M X 36 (8 MB)18 MB
256K X 36 (1 MB)4M X 36 (16 MB)34 MB
256K X 36 (1 MB)8M X 36 (32 MB)66 MB
512K X 36 (2 MB)Empty4 MB
512K X 36 (2 MB)256K X 36 (1 MB)6 MB
512K X 36 (2 MB)512K X 36 (2 MB)8 MB
512K X 36 (2 MB)1M X 36 (4 MB)12 MB
512K X 36 (2 MB)2M X 36 (8 MB)20 MB
512K X 36 (2 MB)4M X 36 (16 MB)36 MB
512K X 36 (2 MB)8M X 36 (32 MB)68 MB
1M X 36 (4 MB)Empty8 MB
1M X 36 (4 MB)256K X 36 (1 MB)10 MB
1M X 36 (4 MB)512K X 36 (2 MB)12 MB
1M X 36 (4 MB)1M X 36 (4 MB)16 MB
1M X 36 (4 MB)2M X 36 (8 MB)24 MB
1M X 36 (4 MB)4M X 36 (16 MB)40 MB
1M X 36 (4 MB)8M X 36 (32 MB)72 MB
2M X 36 (8 MB)Empty16 MB
2M X 36 (8 MB)256K X 36 (1 MB)18 MB
2M X 36 (8 MB)512K X 36 (2 MB)20 MB
2M X 36 (8 MB)1M X 36 (4 MB)24 MB
2M X 36 (8 MB)2M X 36 (8 MB)32 MB
2M X 36 (8 MB)4M X 36 (16 MB)48 MB
2M X 36 (8 MB)8M X 36 (32 MB)80 MB
4M X 36 (16 MB)Empty32 MB
4M X 36 (16 MB)256K X 36 (1 MB)34 MB
4M X 36 (16 MB)512K X 36 (2 MB)36 MB
4M X 36 (16 MB)1M X 36 (4 MB)40 MB
4M X 36 (16 MB)2M X 36 (8 MB)48 MB
4M X 36 (16 MB)4M X 36 (16 MB)64 MB
4M X 36 (16 MB)8M X 36 (32 MB)96 MB
8M X 36 (32 MB)Empty64 MB
8M X 36 (32 MB)256K X 36 (1 MB)66 MB
8M X 36 (32 MB)512K X 36 (2 MB)68 MB
8M X 36 (32 MB)1M X 36 (4 MB)72 MB
8M X 36 (32 MB)2M X 36 (8 MB)80 MB
8M X 36 (32 MB)4M X 36 (4 MB)72 MB
8M X 36 (32 MB)8M X 36 (8 MB)128 MB
Table A-1. SIMM Memory Stuffing Options
SIMM 3,4 (Bank 1)
SIMM Type (Amount)
Total System Memory
Page 13
INTEL OEM PRODUCTS AND SERVICES DIVISIONPRELIMINARY - REV 0.1
PERFORMANCE UPGRADE
There are several CPU upgrade paths. If you have an i486 SX processor, you can upgrade it with an Intel487 SX, an
i486 DX processor, an i486 DX2, or an OverDrive Processor (including Pentium processor-based OverDrive
components, when available). Systems with an i486 DX can be upgraded with i486 DX2 or OverDrive components,
and an i486 DX2 can be upgraded with the Pentium CPU-based OverDrive component when available. Upgrading
requires removing the current CPU from the 238-pin ZIF socket on the system board. The upgrade processor is
plugged into the socket and the system powered up; it's that easy. When the next generation i486 processors which
require 3.3V are available, they can also be used to upgrade the board; in this case, Jumpers CPUVCC must be
changed to provide the 3.3V to the processor. Intel487 and OverDrive components are available from Intel's Personal
Computer Enhancement Division. For the location of the nearest Intel dealer, phone 1 (800) 538-3373.
INTEL OEM PRODUCTS AND SERVICES DIVISIONPRELIMINARY - REV 0.1
APPENDIX B − JUMPERS
All the configuration jumpers on Classic/PCI i486 Baby-AT motherboard are the three pin, two position type. These sit
side by side in a 2x3 jumper block. The jumper description below assumes a particular point of reference in viewing
the motherboard. Position the board or system so that the CPU and Cache Rams are at the front nearest you, the Dram
SIMMs should be to the right. All functional jumpers have a two-letter indicator as shown in the table. Use these
indicators to locate and position the jumpers for your configuration. Some jumpers can be positioned top or bottom,
(bottom is towards the front of the board) others left or right.
INDICATORDESCRIPTIONDEFAULT
CPCache Present Jumper. Jumper to the top position if no Cache Ram is
installed in the Board.
Jumpered to the bottom indicates Cache Ram is installed in the board.
RVRecovery Jumper. Jumper to top for normal operation
Jumper to the bottom for BIOS RECOVERY MODE.
FIIDE Paddle Card Jumper. Jumper to top to indicate PCI IDE card is installed
in slot J3H1.
Jumpered to the bottom for normal on board IDE operation.
BWBIOS Write Jumper. Jumper to the top to disable all writes to Flash EPROM.
Jumpered to the bottom allows for Flash EPROM Updates.
CPUVCCCPUVCC Jumpers. These jumpers are not user configurable. Moving
them can result in damage to the CPU!!
Left is for 5 volt CPU operation.
Right is for 3.3 volt operation of 5 volt tolerant CPUs. All four jumpers must be
positioned to the same side.
CLColor/Mono Jumper. Jumpered to the left is for MGA operation.
Jumpered to the right is for color graphics adapters.
CMClear CMOS Jumper. Jumper to the left will force CMOS to be CLEARED.
Jumper to the right for normal operation.
SESetup Enable Jumper. Jumper to the left to allow setup to be enabled during
Boot-Up.
Jumper to the right to disable setup during Boot-up.
PWPassword Jumper. Jumper to the left for normal operation.
Jumper to the right to clear the password that was previously selected.
INTEL OEM PRODUCTS AND SERVICES DIVISIONPRELIMINARY - REV 0.1
APPENDIX C − BIOS SETUP OPTIONS
TBD
Page 16
INTEL OEM PRODUCTS AND SERVICES DIVISIONPRELIMINARY - REV 0.1
APPENDIX D − BIOS RECOVERY
The Classic/PCI i486 Baby-AT incorporates an AMI system BIOS on a FLASH component. FLASH BIOS allows easy
upgrades without the need to replace an EPROM. The upgrade utility fits on a floppy diskette and provides the
capability to save, verify, and update the system BIOS. The upgrade utility can be run from a hard drive or a network
drive, but no memory managers can be installed during upgrades.
The latest upgrade utility and BIOS code are available in the public section of the iPAN bulletin board.
USING THE UPGRADE UTILITY
If the utility is obtained from iPAN, UNZIP the archive and copy the files to a bootable MS-DOS 3.3, 4.01, 5.0, or
6.0 bootable diskette. Reboot the system with the upgrade diskette in the bootable floppy drive and follow the
directions in the easy to use menu-driven program.
RECOVERY MODE
In the unlikely event that a FLASH upgrade is interrupted catastrophically, it is possible the BIOS may be left in an
unusable state. Recovering from this condition requires the following steps (be sure a power supply has been attached
to the board, and a floppy drive is connected as drive A:):
1. Move jumper RV to the bottom position.
2. Install the bootable upgrade diskette into drive A:
3. Reboot the system.
4. Because of the small amount of code available in the non-erasable boot block area, no video is available to direct
the procedure. The procedure can be monitored by listening to the speaker and looking at the floppy drive LED.
When the system beeps and the floppy drive LED is lit, the system is copying the recovery code into the FLASH
device. As soon as the drive LED goes off, the system can be turned off.
5. Reset jumper RV to the top position.
6. Leave the upgrade floppy in drive A: and turn the system on.
7. Continue with the original upgrade.
Page 17
INTEL OEM PRODUCTS AND SERVICES DIVISIONPRELIMINARY - REV 0.1
Address Range (Deci-
Address Range (hex)
Size
Description
16384K-32768K
1000000-2000000
16384K
Extended Memory
APPENDIX E − MEMORY MAP
16256K-16383KFE0000-FFFFFF128KSystem & Video BIOS Copy
1024K-16255K100000-FDFFFF15232KExtended Memory
960K-1023KF0000-FFFFF64KAMI System BIOS
952K-959KEE000-EFFFF8KFLASH Boot Block (Available as HIMEM)
948K-951KED000-EDFFF4KUser FLASH Area (available as HIMEM if no user info is here)
928K-947KE8000-ECFFF20KAMI Setup Program (disable via setup pre-boot only; with this
896K-927KE0000-E7FFF32KVideo BIOS (when installed)
800K-895KC8000-DFFFF96KAvailable Hi DOS Memory(open to the ISA bus)
768K-799KC000-C7FFF32KOptional VGA BIOS
736K-767KB8000-BFFFF32KVGA Display Memory (not available to ISA bus)
704K-735KB0000-B7FFF32KVGA & Mono Display Memory (HIMEM w/ QEMM)(not available to
640K-703KA0000-AFFFF64KVGA Display Memory (not available to the ISA bus)
639K9FC00-9FFFF1KExtended BIOS Data (moveable by QEMM, 386MAX)
512K-638K80000-9FBFF127KExtended conventional
0K-511K00000-7FFFF512KConventional
Table E-1. Classic/PCI i486 Baby-AT Memory Map
Page 18
INTEL OEM PRODUCTS AND SERVICES DIVISIONPRELIMINARY - REV 0.1
INTEL OEM PRODUCTS AND SERVICES DIVISIONPRELIMINARY - REV 0.1
Interrupt Request
System Resource
NMI
Parity Error
DMA Channel
Data Width
System Resource
0
8-or 16-bits
Open
APPENDIX G − BOARD INTERRUPTS & DMA
0Reserved, Interval Timer
1Reserved, Keyboard buffer full
2Reserved, Cascade interrupt from slave PIC
3Serial Port 2
4Serial Port 1
5Parallel Port 2
6Floppy
7Parallel Port 1
8Real Time Clock
9User available
10User available
11User available
12On-board Mouse Port if enabled, else user available
13Reserved, Math coprocessor
14IDE if enabled
15User available
Table G-1. Classic/PCI i486 Baby-AT Interrupt Map
18-or 16-bitsOpen - Normally used for LAN
28-or 16-bitsFloppy
38-or 16-bitsIDE
4Reserved - Cascade channel
516-bitsOpen
616-bitsOpen
716-bitsOpen
Table G-2. Classic/PCI i486 Baby-AT DMA Map
Page 20
INTEL OEM PRODUCTS AND SERVICES DIVISIONPRELIMINARY - REV 0.1
Pin Number
Signal Name
1
Clock
Pin Number
Signal Name
1
Data
Pin Number
Signal Name
1
PULL_UP_330
Pin Number
Signal Name
1
PULL_UP_330
Pin Number
Signal Name
1
LED_PWR
Pin Number
Signal Name
1
SPKR_DAT
Pin Number
Signal Name
1
TURBO
APPENDIX H − CONNECTORS
AT STYLE KEYBOARD PORT (J8L1 = KEYBOARD)
2Data
3No Connect
4Ground
5Vcc (fused)
Table H-1. AT Style Keyboard Connector Pin Definition
Data Bit 034ERRORData Bit 156INITData Bit 278SLCT INData Bit 3910Ground
Data Bit 41112Ground
Data Bit 51314Ground
Data Bit 61516Ground
Data Bit 71718Ground
ACK-1920Ground
BUSY2122Ground
PE (Paper End)2324Ground
SLCT2526No Connect
Table H-10. Printer Port Connector Pin Definition
Pin
Number
Signal Name
SERIAL PORTS (J7L2 = COM1, J7L1 = COM2)
Signal NamePin
Number
SIN- (Serial Input)34RTS (Request to Send)
SOUT- (Serial Output)56CTS (Clear to Send)
DTR (Data Terminal Ready)78RI (Ring Indicator)
Ground910No Connect
Table H-11. Serial Port Connectors Pin Definition
Pin
Number
Signal Name
RESET CONNECTOR (J1B2)
2Ground
Table H-12. Reset Switch Connector Pin Definition
FLOPPY CONNECTOR (J9F2)
Page 22
INTEL OEM PRODUCTS AND SERVICES DIVISIONPRELIMINARY - REV 0.1
Host Data 734Host Data 8
Host Data 656Host Data 9
Host Data 578Host Data 10
Host Data 4910Host Data 11
Host Data 31112Host Data 12
Host Data 21314Host Data 13
Host Data 11516Host Data 14
Host Data 01718Host Data 15
Ground1920Key
DRQ32122Ground
I/O Write-2324Ground
I/O Read-2526Ground
IOCHRDY2728BALE
DACK3-2930Ground
IRQ143132IOCS16Addr 13334Ground
Addr 03536Addr 2
Chip Select 0-3738Chip Select 1-
Activity3940Ground
Table H-14. IDE Connector Pin Definition
Page 23
INTEL OEM PRODUCTS AND SERVICES DIVISIONPRELIMINARY - REV 0.1
INTEL OEM PRODUCTS AND SERVICES DIVISIONPRELIMINARY - REV 0.1
APPENDIX J − ENVIRONMENTAL STANDARDS
ParameterConditionSpecification
Temperature
Non-Operating-40oC to +70oC
Operating+0oC to +55oC
Humidity
Non-Operating92% Relative Humidity max. @ 36oC
Operating80% Relative Humidity max. @ 36°C
Altitude
Non-Operating50,000 feet (15,240 meters)
Operating10,000 feet (3048 meters)
ESD
1.0kVNo Errors
2.5kVNo Errors
5.0kV5% Soft Errors, 0% Hard Errors, No physical damage
7.5kV10% Soft Errors, 0% Hard Errors, No physical damage
10.0kV25% Soft Errors, 5% Hard Errors, No physical damage
12.5kV50% Soft, 10% Hard, No physical damage
15.0kV100% Soft, 25% Hard, No physical damage
25.0kV100% Soft, 100% Hard, No physical damage
ShockNon-Operating30.0G, 11ms, 1/2 sine
Table J-1. Environmental Standards
Page 28
INTEL OEM PRODUCTS AND SERVICES DIVISIONPRELIMINARY - REV 0.1
APPENDIX K − RELIABILITY DATA
This Mean-Time-Between-Failures (MTBF) data is calculated from predicted data @ 35C.
Classic/PCI i486 Baby-AT baseboard (BP5D60LP8)xx,xxx hours
Page 29
INTEL OEM PRODUCTS AND SERVICES DIVISIONPRELIMINARY - REV 0.1
APPENDIX L − SOFTWARE DRIVER SUPPORT
TBD
Page 30
INTEL OEM PRODUCTS AND SERVICES DIVISIONPRELIMINARY - REV 0.1
APPENDIX M − QUALIFIED PERIPHERALS
TBD
Page 31
INTEL OEM PRODUCTS AND SERVICES DIVISIONPRELIMINARY - REV 0.1
APPENDIX N − CUSTOMER SUPPORT
The Classic/PCI i486 Baby-AT is backed by Intel's industry-leading support groups in the OEM Products and Services
Division (OPSD), including IntelTechDirect. OPSD can support many of your network integration and service needs,
including worldwide integration and system repair services. IntelTechDirect provides the following 4 major services:
IPAN (INTEL PRODUCT ASSISTANCE NETWORK)
An electronic Bulletin board with current product information, demo software and more...
- Available worldwide through direct-dial
- Modem speeds up to 14.4k baud with standard software
- FLASH BIOS upgrade files
- Modem set at no parity, 8 data bits, 1 stop bit.
IPUB (INTEL PRODUCT UPDATE BULLETIN)
- Monthly Product updates available 24 hours a day from iPAN
- Official notification of engineering changes and technical data
- Easy information retrieval using Windows Help file format
- Intel platform system, board, and BIOS revision histories
- Hardware and software compatibility notes
- Documentation updates, spare parts and order information
IPALS (INTEL PHONE ACTION LINE SUPPORT)
A direct telephone support line backed by highly qualified and well trained technical personnel.
- Toll-free access to Intel support engineers for problem resolution
- Responses within 24 hours Monday-Friday
- Expert assistance geared to the special needs of OEMs and VARs
FAXBACK™
- Product descriptions and technical data sent to any fax machine from a touch-tone phone
- Information on End-of-Life products
- Available worldwide through direct dial at 916-356-3105
For information about IntelTechDirect please contact your local Intel Sales Representative.
Page 32
INTEL OEM PRODUCTS AND SERVICES DIVISIONPRELIMINARY - REV 0.1
APPENDIX O − PHYSICAL DIMENSIONS
BOARD
Length xxx cm10.5"
Width xxx cm9.1"
Table O-1. Board Outline Dimensions
Figure O-1. Motherboard Dimensions
Page 33
INTEL OEM PRODUCTS AND SERVICES DIVISIONPRELIMINARY - REV 0.1
APPENDIX P − PRODUCT CODES
BOARDS
BP4S33ATC8Classic/PCI i486SX/33 Baby-AT, 128K cache, 8M memory
BP4D33ATC8Classic/PCI i486DX/33 Baby-AT, 128K cache, 8M memory
BP4D266ATC8Classic/PCI i486DX2/66 Baby-AT, 128K cache, 8M memory
(All boards are bulk shipped in quantities of 10)
ACCESSORIES
Accessory kit includes:
DOCUMENTATION
The Classic/PCI i486 Baby-AT board ships with a product guide.
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.