Gigabyte GV-NX73TC512DL-RH REV 10A-PVT Schematics

P381: G72, DDR2 MEMORY 16Mx16
HGFEDCBA
1
1
Page1: P381 Overview Page2: PCI Express Interface Page3: Frame Buffer Interface Page4: Memory 1st bank 0..31 Page5: Memory 1st bank 32..63 Page6: DACA
Page7: DACB, VGA Output/ TV Out
2
Page8: S-Video Minidin Connector
Page9: TMDS Interface
2
Page10: MIOA, MIOB Interface, LPC-ROM Page11: STRAPS, Mechanical Parts Page12: XTAL, GPIO, BIOS, FAN, JTAG, THERMAL
Page13: PowerSupplyI: NVVDD, FBVDDQ Page14: PowerSupplyII: 5V, DDC5V, F3V3, TMDS_PLLVDD
3
VARIANT ASSEMBLY
SKU
BASE
B
SKU00 600-10381-0000-100
1 2
SKU01
3
SKU02
4
SKU03
5
SKU04
6
<UNDEFINED>
7
<UNDEFINED>
8
<UNDEFINED>
9
<UNDEFINED>
10
<UNDEFINED>
11
4
12 13 14 15
<UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED>
NVPN
600-10381-xxxx-000
600-10381-0001-100 600-10381-0002-100 600-10381-0003-100 600-10381-0004-100 <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED>
BASE LEVEL GENERIC SCHEMATIC ONLY, COMMON & NO_STUFF ASSEMBLY NOTES AND BOM NOT FINAL P381: G72/G3-64, 32 BIT DDR2 MEMORY, VGA +S DTV P381: G72/G3-64, 64 BIT DDR2 MEMORY, VGA +S DTV P381: G72/G3-64, 32 BIT DDR2 MEMORY, DVI+SDT V P381: G72/G3-64, 64 BIT DDR2 MEMORY, DVI+SDT V P381: G72/G3-64, 64 BIT DDR2 MEMORY, VGA+DVI+S DTV <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED> <UNDEFINED>
3
4
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR O THERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARR ANTIES INCLU DING, WITHOU T LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
A B D F H
5
Title
Size Document Number Rev Custom
E GC
Date: Sheet of
P381 : G72
GV-NX73TC512DL-RH
Friday, January 06, 2006
GIGABYTE
1.0
114
PEX-Interface
PLACE NEAR FINGERS
3V3
C23
C21 .1UF
10V 10% X5R 0402 COMMON
C22 .01UF
25V 10% X7R 0402 COMMON
1UF
1
10V 10% X5R 0603 COMMON
GND
Net Name
PEX_TSTCLK
IN
PEX_TSTCLK*
IN
2
3
4
5
PEX_TX0*
IN
PEX_TX1
IN
PEX_TX1*
IN
PEX_TX2
IN
PEX_TX2*
IN
PEX_TX3
IN
PEX_TX3*
IN
PEX_TX4
IN
PEX_TX4*
IN
PEX_TX5
IN
PEX_TX5*
IN
PEX_TX6
IN
PEX_TX6*
IN
PEX_TX7
IN
PEX_TX7*
IN
PEX_TX8
IN
PEX_TX8*
IN
PEX_TX9
IN
PEX_TX9*
IN
PEX_TX10
IN
PEX_TX10*
IN
PEX_TX11
IN
PEX_TX11*
IN
PEX_TX12
IN
PEX_TX12*
IN
PEX_TX13
IN
PEX_TX13*
IN
PEX_TX14
IN
PEX_TX14*
IN
PEX_TX15
IN
PEX_TX15*
IN
PEX_TXX0
IN
PEX_TXX0*
IN
PEX_TXX1
IN
PEX_TXX1*
IN
PEX_TXX2
IN
PEX_TXX2*
IN
PEX_TXX3
IN
PEX_TXX3*
IN
PEX_TXX4
IN
PEX_TXX4*
IN
PEX_TXX5
IN
PEX_TXX5*
IN
PEX_TXX6
IN
PEX_TXX6*
IN
PEX_TXX7
IN
PEX_TXX7*
IN
PEX_TXX8
IN
PEX_TXX8*
IN
PEX_TXX9
IN
PEX_TXX9*
IN
PEX_TXX10
IN
PEX_TXX10*
IN
PEX_TXX11
IN
PEX_TXX11*
IN
PEX_TXX12
IN
PEX_TXX12*
IN
PEX_TXX13
IN
PEX_TXX13*
IN
PEX_TXX14
IN
PEX_TXX14*
IN
PEX_TXX15
IN
PEX_TXX15*
IN
PEX_RX0
IN
PEX_RX0*
IN
PEX_RX1
IN
PEX_RX1*
IN
PEX_RX2
IN
PEX_RX2*
IN
PEX_RX3
IN
PEX_RX3*
IN
PEX_RX4
IN
PEX_RX4*
IN
PEX_RX5
IN
PEX_RX5*
IN
PEX_RX6
IN
PEX_RX6*
IN
PEX_RX7
IN
PEX_RX7*
IN
PEX_RX8
IN
PEX_RX8*
IN
PEX_RX9
IN
PEX_RX9*
IN
PEX_RX10
IN
PEX_RX10*
IN
PEX_RX11
IN
PEX_RX11*
IN
PEX_RX12
IN
PEX_RX12*
IN
PEX_RX13
IN
PEX_RX13*
IN
PEX_RX14
IN
PEX_RX14*
IN
PEX_RX15
IN
PEX_RX15*
IN
PEX_REFCLK
IN
PEX_REFCLK*
IN
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR O THERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARR ANTIES INCLU DING, WITHOU T LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
PEX_TX0
IN
PEX_TX0 1 100DIFF PEX_TX0 1 100DIFF PEX_TX1 1 100DIFF PEX_TX1 1 100DIFF PEX_TX2 1 100DIFF PEX_TX2 1 100DIFF PEX_TX3 1 100DIFF PEX_TX3 1 100DIFF PEX_TX4 1 100DIFF PEX_TX4 1 100DIFF PEX_TX5 1 100DIFF
PEX_TX6 1 100DIFF PEX_TX6 1 100DIFF PEX_TX7 1 100DIFF PEX_TX7 1 100DIFF PEX_TX8 1 100DIFF PEX_TX8 1 100DIFF PEX_TX9 1 100DIFF PEX_TX9 1 100DIFF PEX_TX10 1 100DIFF PEX_TX10 1 100DIFF PEX_TX11 1 100DIFF PEX_TX11 1 100DIFF PEX_TX12 1 100DIFF PEX_TX12 1 100DIFF PEX_TX13 1 100DIFF PEX_TX13 1 100DIFF PEX_TX14 1 100DIFF PEX_TX14 1 100DIFF PEX_TX15 1 100DIFF PEX_TX15 1 100DIFF
PEX_TXX0 1 100DIFF PEX_TXX0 1 100DIFF PEX_TXX1 1 100DIFF PEX_TXX1 1 100DIFF PEX_TXX2 1 100DIFF PEX_TXX2 1 100DIFF PEX_TXX3 1 100DIFF PEX_TXX3 1 100DIFF PEX_TXX4 1 100DIFF PEX_TXX4 1 100DIFF PEX_TXX5 1 100DIFF PEX_TXX5 1 100DIFF
PEX_TXX6 1 100DIFF PEX_TXX7 1 100DIFF PEX_TXX7 1 100DIFF PEX_TXX8 1 100DIFF PEX_TXX8 1 100DIFF
PEX_TXX9 1 100DIFF PEX_TXX10 1 100DIFF PEX_TXX10 1 100DIFF PEX_TXX11 1 100DIFF PEX_TXX11 1 100DIFF PEX_TXX12 1 100DIFF PEX_TXX12 1 100DIFF PEX_TXX13 1 100DIFF PEX_TXX13 1 100DIFF PEX_TXX14 1 100DIFF PEX_TXX14 1 100DIFF
PEX_TXX15 1 100DIFF
PEX_RX0 1 100DIFF PEX_RX0 1 100DIFF
PEX_RX1 1 100DIFF PEX_RX2 1 100DIFF PEX_RX2 1 100DIFF PEX_RX3 1 100DIFF PEX_RX3 1 100DIFF PEX_RX4 1 100DIFF PEX_RX4 1 100DIFF PEX_RX5 1 100DIFF PEX_RX5 1 100DIFF PEX_RX6 1 100DIFF PEX_RX6 1 100DIFF PEX_RX7 1 100DIFF PEX_RX7 1 100DIFF PEX_RX8 1 100DIFF PEX_RX8 1 100DIFF PEX_RX9 1 100DIFF PEX_RX9 1 100DIFF
PEX_RX10 1 100DIFF PEX_RX11 1 100DIFF PEX_RX11 1 100DIFF PEX_RX12 1 100DIFF PEX_RX12 1 100DIFF PEX_RX13 1 100DIFF PEX_RX13 1 100DIFF PEX_RX14 1 100DIFF PEX_RX14 1 100DIFF PEX_RX15 1 100DIFF PEX_RX15 1 100DIFF
PEX_REFCLK 1 100DIFF PEX_REFCLK 1 100DIFF
A B D F H
CRITICALDIFF_PAIR
1PEX_TST 100DIFF 1PEX_TST 100DIFF
1PEX_TXX6 100DIFF
1PEX_TXX9 100DIFF
1PEX_RX10 100DIFF
IMPEDANCE
100DIFFPEX_TX5 1
100DIFFPEX_TXX15 1
100DIFFPEX_RX1 1
12V
C15
C647
4.7UF
16V 20% X7R 1206 COMMON
C644 .01UF
25V 10% X7R 0402 COMMON
3V3
SNN_3V3AUX
PRSNT SNN_PE_PRSNT2_A
SNN_PE_RSVD2
SNN_PE_PRSNT2_B SNN_PE_RSVD3 SNN_PE_RSVD4 SNN_PE_RSVD5
SNN_PE_PRSNT2_C SNN_PE_RSVD6
SNN_PE_RSVD7 SNN_PE_RSVD8
4.7UF
16V 20% X7R 1206 COMMON
GND
CN1
NONPHY-X16
CON_X16
COMMON
B1
+12V
B2
+12V
A2
+12V
A3
+12V
B3
+12V/RSVD
B8
+3V3
A9
+3V3
A10
+3V3
B10
+3V3AUX
A1
PRSNT1
B17
PRSNT2
B12
RSVD
B4
GND
A4
GND
B7
GND
A12
GND
B13
GND
A15
GND
B16
GND
B18
GND
A18
GND
TRST* JTAG1
TCLK JTAG2
TDI JTAG3 TDO JTAG4 TMS JTAG5
GND
END OF X1
B31
PRSNT2
A19
RSVD
B30
RSVD
A32
RSVD
A20
GND
B21
GND
B22
GND
A23
GND
A24
GND
B25
GND
B26
GND
A27
GND
A28
GND
B29
GND
A31
GND
B32
GND
GND
GND
END OF X4
B48
PRSNT2
A33
RSVD
A34
GND
B35
GND
B36
GND
A37
GND
A38
GND
B39
GND
B40
GND
A41
GND
A42
GND
B43
GND
B44
GND
A45
GND
A46
GND
B47
GND
B49
GND
A49
GND
END OF X8
B81
PRSNT2
A50
RSVD
B82
RSVD
A51
GND
B52
GND
B53
GND
A54
GND
A55
GND
B56
GND
B57
GND
A58
GND
A59
GND
B60
GND
B61
GND
A62
GND
A63
GND
B64
GND
B65
GND
A66
GND
A67
GND
B68
GND
B69
GND
A70
GND
A71
GND
B72
GND
B73
GND
A74
GND
A75
GND
B76
GND
B77
GND
A78
GND
A79
GND
B80
GND
A82
GND
GND
END OF X16
SMCLK SMDAT
PERST
REFCLK REFCLK
PERP0 PERN0
PETP0 PETN0
PERP1 PERN1
PETP1 PETN1
PERP2 PERN2
PETP2 PETN2
PERP3 PERN3
PETP3 PETN3
PERP4 PERN4
PETP4 PETN4
PERP5 PERN5
PETP5 PETN5
PERP6 PERN6
PETP6 PETN6
PERP7 PERN7
PETP7 PETN7
PERP8 PERN8
PETP8 PETN8
PERP9 PERN9
PETP9 PETN9
PERP10 PERN10
PETP10 PETN10
PERP11 PERN11
PETP11 PETN11
PERP12 PERN12
PETP12 PETN12
PERP13 PERN13
PETP13 PETN13
PERP14 PERN14
PETP14 PETN14
PERP15 PERN15
PETP15 PETN15
SNN_JTAGE_TRST*
B9
SNN_JTAGE_TCLK
A5
JTAGE_TDI/O
A6 A7
SNN_JTAGE_TMS
A8
SNN_PEX_SMCLK
B5
SNN_PEX_SMDAT
B6
SNN_PEX_WAKE*
B11
WAKE
PEX_PWRGD*
A11
PEX_REFCLK
A13
PEX_REFCLK*
A14
PEX_TXX0
A16
PEX_TXX0*
COMMON 10%
A17
PEX_RX0
B14
PEX_RX0*
B15
PEX_TXX1
A21
PEX_TXX1*
A22
PEX_RX1
B19
PEX_RX1*
B20
PEX_TXX2
A25
PEX_TXX2*
COMMON X5R 10%
A26
PEX_RX2
B23
PEX_RX2*
B24
PEX_TXX3
A29
PEX_TXX3*
A30
PEX_RX3
B27
PEX_RX3*
B28
PEX_TXX4
A35
PEX_TXX4*
A36
PEX_RX4
B33
PEX_RX4*
B34
PEX_TXX5
A39
PEX_TXX5*
A40
PEX_RX5
B37
PEX_RX5*
B38
PEX_TXX6
A43
PEX_TXX6*
A44
PEX_RX6
B41
PEX_RX6*
B42
PEX_TXX7
A47
PEX_TXX7*
A48
PEX_RX7
B45
PEX_RX7*
B46
PEX_TXX8
A52
PEX_TXX8*
A53
PEX_RX8
B50
PEX_RX8*
B51
PEX_TXX9
A56
PEX_TXX9*
A57
PEX_RX9
B54
PEX_RX9*
B55
PEX_TXX10
A60
PEX_TXX10*
A61
PEX_RX10
B58
PEX_RX10*
B59
PEX_TXX11
A64
PEX_TXX11*
A65
PEX_RX11
B62
PEX_RX11*
B63
PEX_TXX12
A68
PEX_TXX12*
A69
PEX_RX12
B66
PEX_RX12*
B67
PEX_TXX13
A72
PEX_TXX13*
A73
PEX_RX13
B70
PEX_RX13*
B71
PEX_TXX14
A76
PEX_TXX14*
A77
PEX_RX14
B74
PEX_RX14*
B75
PEX_TXX15
A80
PEX_TXX15*
A81
PEX_RX15
B78
PEX_RX15*
B79
X5R
COMMON X5R 10% 10V 0402
COMMON X5R 10% 10V 0402
COMMON 10% 10V 0402
X5R
X5R 10%
COMMON X5R 10% 10V 0402
COMMON 10V 040210%X5R
COMMON 10 V
MAKE CUTTABLE TRA CE
C639
.1UF
10VX5R 0402
X5R 10% 0402
C637
.1UF
10%X5R
040210VCOMMON
COMMON 0402
C634
.1UF
040210V
C629
.1UF
10VCOMMON 10% 0402
COMMON
C625 .1UF
10V10%X5R 0402COMMON
10% 10V
C618
.1UF
COMMON X5R 10% 10V 0402
C612
.1UF
COMMON X5R 10% 10V 0402
C600
.1UF
COMMON X5R 10% 10V
C593
.1UF
040210VCOMMON
COMMON
C584
.1UF
X5R 10% 10V 0402
COMMON
C573
.1UF
X5RCOMMON 10%
C557
.1UF
0402X5R 10%
COMMON X 5R
C545
.1UF
10%COMMON
10V 0402X5R
COMMON X5R 10V
C531 .1UF
040210V10%X5RCOMMON
X5R 040210V10%COMMON
C522 .1UF
040210VX5RCOMMON 10%
C520 .1UF
040210VCOMMON X5R 10%
OUT
C638
.1UF
10VCOMMON
C636
.1UF
10V10%X5R
C631
.1UF
10VCOMMON
C628
.1UF
C624
.1UF
C617
.1UF
C608
.1UF
C596
.1UF
C591
.1UF
C579
.1UF
C566
.1UF
10V 0402
C553
.1UF
C539
.1UF
C529 .1UF
C521 .1UF
C519 .1UF
HGFEDCBA
U3A
BGA533 COMMON
1/12 PCI_EXPRESS
AC6
AF13 AF14
AE10
AD10 AC10
AE12 AE13
AG10 AD13
AC13 AF10
AF11 AC15
AD15 AG12
AG13 AE15
AE16 AG15
AG16 AC18
AD18 AF16
AF17 AE18
AE19 AG18
AG19 AC21
AD21 AF19
AF20 AE21
AE22 AG21
AG22 AD22
AD23 AF22
AF23 AF25
AE25 AG24
AG25 AE24
AD24 AG26
AF27
AE3 AE4
AD5 AD6
AF1 AG2
AE6 AE7
AG3 AG4
AD7 AC7
AF4 AF5
AE9
AG6 AG7
AF7 AF8
AG9
PEX_RST
PEX_TSTCLK_OUT PEX_TSTCLK_OUT
PEX_REFCLK PEX_REFCLK
PEX_TX0 PEX_TX0
PEX_RX0 PEX_RX0
PEX_TX1 PEX_TX1
PEX_RX1 PEX_RX1
PEX_TX2 PEX_TX2
PEX_RX2 PEX_RX2
PEX_TX3 PEX_TX3
PEX_RX3 PEX_RX3
PEX_TX4 PEX_TX4
PEX_RX4 PEX_RX4
PEX_TX5 PEX_TX5
PEX_RX5 PEX_RX5
PEX_TX6 PEX_TX6
PEX_RX6 PEX_RX6
PEX_TX7 PEX_TX7
PEX_RX7 PEX_RX7
PEX_TX8 PEX_TX8
PEX_RX8 PEX_RX8
PEX_TX9 PEX_TX9
PEX_RX9 PEX_RX9
PEX_TX10 PEX_TX10
PEX_RX10 PEX_RX10
PEX_TX11 PEX_TX11
PEX_RX11 PEX_RX11
PEX_TX12 PEX_TX12
PEX_RX12 PEX_RX12
PEX_TX13 PEX_TX13
PEX_RX13 PEX_RX13
PEX_TX14 PEX_TX14
PEX_RX14 PEX_RX14
PEX_TX15 PEX_TX15
PEX_RX15 PEX_RX15
NV46
NV_PLLAVDD
G72/73 NV4x
PEX_TSTCLK
R531 200
PEX_TSTCLK*
COMMON0402
5%
PEX_TX0 PEX_TX0*
PEX_TX1 PEX_TX1*
PEX_TX2
040210%X5R
040210V10%X5R
0402COMMON X5R
0402
040210V10%X5R
040210V10%
040210%
040210V10%X5RCOMMON
040210V10%X5RCOMMON
PEX_TX2*
PEX_TX3 PEX_TX3*
PEX_TX4 PEX_TX4*
PEX_TX5 PEX_TX5*
PEX_TX6 PEX_TX6*
PEX_TX7 PEX_TX7*
PEX_TX8 PEX_TX8*
PEX_TX9 PEX_TX9*
PEX_TX10 PEX_TX10*
PEX_TX11 PEX_TX11*
PEX_TX12 PEX_TX12*
PEX_TX13 PEX_TX13*
PEX_TX14 PEX_TX14*
PEX_TX15 PEX_TX15*
E GC
PEX_IOVDD PEX_IOVDD PEX_IOVDD PEX_IOVDD PEX_IOVDD PEX_IOVDD PEX_IOVDD PEX_IOVDD
PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ
PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ PEX_IOVDDQ
VDD_LP VDD_LP VDD_LP VDD_LP
VDD33 VDD33 VDD33 VDD33 VDD33 VDD33
NV44
PEX_PLLAVDD PEX_PLLDVDD
PEX_PLLGND
SPDIF NC
AB10 AB11 AB14 AB15 W17 W18 AB20 AB21
C571 .022UF
16V 10% X7R 0402 COMMON
PLACE NEAR BALLS
AA4 AB5 AB6 AB7 AB8 AB9 AC9 AC11 AB12 AC12
AB13 AB16 AC16 AB17 AC17 AB18 AB19 AC19 AC20
J9
VDD
M9
VDD
R9
VDD
T9
VDD
J10
VDD
J11
VDD
M11
VDD
N11
VDD
R11
VDD
T11
VDD
L12
VDD
M12
VDD
T12
VDD
U12
VDD
L13
VDD
M13
VDD
T13
VDD
U13
VDD
W13
VDD
M14
VDD
T14
VDD
L15
VDD
M15
VDD
T15
VDD
U15
VDD
W15
VDD
L16
VDD
M16
VDD
T16
VDD
U16
VDD
W16
VDD
M17
VDD
N17
VDD
R17
VDD
T17
VDD
W9 W10 W11 W12
J12 F13 J13 F14 J15 J16
N9
VDD
Y6 AA5
AA6
D12 E12
NC
F12
NC
C13
NC
PLACE NEAR BALLS
PLACE NEAR BALLS
PLACE NEAR BALLS
NV_PLLAVDD
PEX_PLL_DVDD
PLACE NEAR BALLS
SNN_NC1
SNN_NC2 SNN_NC3 SNN_NC4
C594 4700PF
25V 10% X7R 0402 COMMON
C546 .022UF
16V 10% X7R 0402 COMMON
C541 100PF
50V 5% C0G 0402 COMMON
C551 220PF
50V 5% C0G 0402 COMMON
C558 .1UF
10V 10% X5R 0402 COMMON
C580 .1UF
10V 10% X5R 0402 COMMON
C554 .022UF
16V 10% X7R 0402 COMMON
C581 .022UF
16V 10% X7R 0402 COMMON
C582 .01UF
25V 10% X7R 0402 COMMON
C552 100PF
50V 5% C0G 0402 COMMON
C577 .01UF
25V 10% X7R 0402 COMMON
C570 220PF
50V 5% C0G 0402 COMMON
C559 4700PF
25V 10% X7R 0402 COMMON
C31 .01UF
25V 10% X7R 0402 COMMON
C548 .022UF
16V 10% X7R 0402 COMMON
C562 1UF
6.3V 10% X5R 0402 COMMON
PLACE NEAR GPU
PEX1V2
C572
C555 .01UF
25V 10% X7R 0402 COMMON
C574 1UF
6.3V 10% X5R 0402 COMMON
.01UF
25V 10% X7R 0402 COMMON
GND
C565
C547
C575
100PF
.01UF
25V 10% X7R 0402 COMMON
C578 220PF
50V 5% C0G 0402 COMMON
C576 220PF
50V 5% C0G 0402 COMMON
C569 .01UF
25V 10% X7R 0402 COMMON
50V 5% C0G 0402 COMMON
C564 100PF
50V 5% C0G 0402 COMMON
C619 10UF
6.3V 20% X5R 0805 COMMON
.01UF
25V 10% X7R 0402 COMMON
C540 1UF
6.3V 10% X5R 0402 COMMON
C640 10UF
6.3V 20% X5R 0805 COMMON
C622 10UF
6.3V 20% X5R 0805 COMMON
F3V3
C568
C563
.022UF
1UF
10V
16V 10%
10%
X7R
X5R
0402
0603
COMMON
COMMON
GND
LB1
120R@100MHz
Bead_0402
COMMON
C32 1UF
6.3V 10% X5R 0402 COMMON
LB505 30R@100MHz
C611 .01UF
25V 10% X7R 0402 COMMON
C615 1UF
6.3V 10% X5R 0402 COMMON
C613 1UF
6.3V 10% X5R 0402 COMMON
BEAD_0603 COMMON
PLACE NEAR GPU
Title
Size Document Number Rev Custom
Date: Sheet of
PEX-Interface
GV-NX73TC512DL-RH
Friday, January 06, 2006
GIGABYTE
C626 10UF/8/X5R/6.3V
6.3V 20% X5R 0805 COMMON
NVVDD
GND
GND
GND
GND
NVVDD
GND
PEX1V2
C623
4.7UF
6.3V 10% X5R 0805 COMMON
GND
PEX1V2
GND
214
1
2
3
4
5
1.0
GPU: FB-Interface
HGFEDCBA
U3B
BGA533
1
2
3
4
FBAD[31..0]
4,4,5
BI
FBAD[63..32]
4,4,5
BI
4,4,5
4,4,5,5
4,4,5,5
FBADQM[7..0]
OUT
FBADQS[7..0]
BI
FBADQSN[7..0]
BI
0
FBAD0
1
FBAD1
2
FBAD2
3
FBAD3
4
FBAD4
5
FBAD5
6
FBAD6
7
FBAD7
8
FBAD8
9
FBAD9
10
FBAD10
11
FBAD11
12
FBAD12
13
FBAD13
14
FBAD14
15
FBAD15
16
FBAD16
17
FBAD17
18
FBAD18
19
FBAD19
20
FBAD20
21
FBAD21
22
FBAD22
23
FBAD23
24
FBAD24
25
FBAD25
26
FBAD26
27
FBAD27
28
FBAD28
29
FBAD29
30
FBAD30
31
FBAD31
32
FBAD32
33
FBAD33
34
FBAD34
35
FBAD35
36
FBAD36
37
FBAD37
38
FBAD38
39
FBAD39
40
FBAD40
41
FBAD41
42
FBAD42
43
FBAD43
44
FBAD44
45
FBAD45
46
FBAD46
47
FBAD47
48
FBAD48
49
FBAD49
50
FBAD50
51
FBAD51
52
FBAD52
53
FBAD53
54
FBAD54
55
FBAD55
56
FBAD56
57
FBAD57
58
FBAD58
59
FBAD59
60
FBAD60
61
FBAD61
62
FBAD62
63
FBAD63
0
FBADQM0
1
FBADQM1
2
FBADQM2
3
FBADQM3
4
FBADQM4
5
FBADQM5
6
FBADQM6
7
FBADQM7
0
FBADQS0
1
FBADQS1
2
FBADQS2
3
FBADQS3
4
FBADQS4
5
FBADQS5
6
FBADQS6
7
FBADQS7
0
FBADQSN0
1
FBADQSN1
2
FBADQSN2
3
FBADQSN3
4
FBADQSN4
5
FBADQSN5
6
FBADQSN6
7
FBADQSN7
FBVDDQ
R516 1K
Rt
1% 0402 COMMON
R518 1K
Rb
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR O THERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARR ANTIES INCLU DING, WITHOU T LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
1% 0402 COMMON
GND
FBVREF = FBVDDQ * Rb/(Rt + Rb)
VREF = 0.5 * FBVDDQ
DDR2: 1.00 V = 2.0V * 1K/(1K + 1K)
A B D F H
C556 .1UF
10V 10% X5R 0402 COMMON
FBVREF
A26 C24 B24 A24 C22 A25 B25 D23
G22
J23 E24 F23 J24 F24
G23
H24 D16 E16 D17 F18 E19 E18 D20 D19 A18 B18 A19 B19 D18 C19 C16 C18 N26 N25 R25 R26 R27 T25 T27 T26
AB23
Y24 AB24 AB22 AC24 AC22 AA23 AA22
T24
T23
R24
R23
R22
T22
N23
P24 AA24 AA27 AA26 AB25 AB26 AB27 AA25
W25
D21
F22
F20
A21
V27
W22
V22
V24
B22
D22
E21
C21
V25
W24
U24
W26
A22
E22
F21
B21
V26
W23
V23
W27
A16
COMMON
2/12 FRAME_BUFFER
FB_DQ0 FB_DQ1 FB_DQ2 FB_DQ3 FB_DQ4 FB_DQ5 FB_DQ6 FB_DQ7 FB_DQ8 FB_DQ9 FB_DQ10 FB_DQ11 FB_DQ12 FB_DQ13 FB_DQ14 FB_DQ15 FB_DQ16 FB_DQ17 FB_DQ18 FB_DQ19 FB_DQ20 FB_DQ21 FB_DQ22 FB_DQ23 FB_DQ24 FB_DQ25 FB_DQ26 FB_DQ27 FB_DQ28 FB_DQ29 FB_DQ30 FB_DQ31 FB_DQ32 FB_DQ33 FB_DQ34 FB_DQ35 FB_DQ36 FB_DQ37 FB_DQ38 FB_DQ39 FB_DQ40 FB_DQ41 FB_DQ42 FB_DQ43 FB_DQ44 FB_DQ45 FB_DQ46 FB_DQ47 FB_DQ48 FB_DQ49 FB_DQ50 FB_DQ51 FB_DQ52 FB_DQ53 FB_DQ54 FB_DQ55 FB_DQ56 FB_DQ57 FB_DQ58 FB_DQ59 FB_DQ60 FB_DQ61 FB_DQ62 FB_DQ63
FB_DQM0 FB_DQM1 FB_DQM2 FB_DQM3 FB_DQM4 FB_DQM5 FB_DQM6 FB_DQM7
FB_DQS_WP0 FB_DQS_WP1 FB_DQS_WP2 FB_DQS_WP3 FB_DQS_WP4 FB_DQS_WP5 FB_DQS_WP6 FB_DQS_WP7
FB_DQS_RN0 FB_DQS_RN1 FB_DQS_RN2 FB_DQS_RN3 FB_DQS_RN4 FB_DQS_RN5 FB_DQS_RN6 FB_DQS_RN7
FB_VREF
NV46
FB_PLLAVDD
FB_PLLGND
E15
FB_VTT
F15
FB_VTT
F16
FB_VTT
J17
FB_VTT
J18
FB_VTT
L19
FB_VTT
N19
FB_VTT
R19
FB_VTT
U19
FB_VTT
W19
FB_VTT
F17
FB_VDDQ
F19
FB_VDDQ
J19
FB_VDDQ
M19
FB_VDDQ
T19
FB_VDDQ
J22
FB_VDDQ
L22
FB_VDDQ
P22
FB_VDDQ
U22
FB_VDDQ
Y22
FB_VDDQ
G27
FB_CMD0
D25
FB_CMD1
F26
FB_CMD2
F25
FB_CMD3
G25
FB_CMD4
J25
FB_CMD5
J27
FB_CMD6
M26
FB_CMD7
C27
FB_CMD8
C25
FB_CMD9
D24
FB_CMD10
N27
FB_CMD11
G24
FB_CMD12
J26
FB_CMD13
M27
FB_CMD14
C26
FB_CMD15
M25
FB_CMD16
D26
FB_CMD17
D27
FB_CMD18
K26
FB_CMD19
K25
FB_CMD20
K24
FB_CMD21
F27
FB_CMD22
K27
FB_CMD23
G26
FB_CMD24
B27
FB_CMD25
N24
FB_CMD26
L24
FB_CLK0
K23
FB_CLK0
M22
FB_CLK1
N22
FB_CLK1
FB_CAL_PU_GND
FB_DEBUG
FB_REFCLK FB_REFCLK
NV44
FB_PLLVDD
FB_PLLAVDD
FB_PLLGND
D15 E13 H22
K22 M23
M24
D14 D13 C15
FB_CAL_PD_VDDQ
FB_CAL_TERM_GND
NC
GND
PLACE NEAR BGA
C537
C550
.1UF
.1UF
10V
10V
10%
10%
X5R
X5R
0402
0402
COMMON
COMMON
FBVTT connected for DDR2 ram
FBACMD[25..0] FBACMD0 FBACMD1 FBACMD2 FBACMD3 FBACMD4 FBACMD5 FBACMD6 FBACMD7 FBACMD8 FBACMD9 FBACMD10 FBACMD11 FBACMD11 FBACMD12 FBACMD13 FBACMD14 FBACMD15 FBACMD16 FBACMD17 FBACMD18 FBACMD19 FBACMD20 FBACMD21 FBACMD22 FBACMD23 FBACMD24 FBACMD25
SNN_FBA_CMD26
FBACLK0 FBACLK0* FBACLK1 FBACLK1*
FBCAL_PD_VDDQ
FBCAL_PU_GND
FBCAL_TERM_GND
FBA_DEBUG_ODT
SNN_FBA_REFCLK SNN_FBA_REFCLK*
SNN_FBA_PLLVDD
FBA_PLLAVDD
0 1 2 3 4 5 6 7 8
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
4,4,4,4
OUT
4,4,4,4
OUT
5,5,5,5
OUT
5,5,5,5
OUT
R513
40.2
0402
1%
C561 .01UF
25V 10% X7R 0402 COMMON
PLACE NEAR BALLS
PD REQUIRED FOR INITIALIZATION CKE
COMMON
GND GND
C535 .1UF
10V 10% X5R 0402 COMMON
3,4,4,4,5,5
OUT
R38 10K
5%
0402
COMMON
GND
FBVDDQ
R517
40.2
1% 0402 COMMON
R519
30.1/4/1
1% 0402 COMMON
PLACE NEAR GPU
C560 1UF
6.3V 10% X5R 0402 COMMON
C536 .1UF
10V 10% X5R 0402 COMMON
C34
4.7UF
6.3V 10% X5R 0805 COMMON
C35
4.7UF
6.3V 10% X5R 0603 COMMON
LB501
COMMONBEAD_0402
FBVDDQ
C567
4.7UF
6.3V 10% X5R 0603 COMMON
GND
PLACE BELOW GPU
C532 4700PF
25V 10% X7R 0402 COMMON
C549 4700PF
25V 10% X7R 0402 COMMON
C534 4700PF
25V 10% X7R 0402 COMMON
LABTESTPOINTS
FBACLK0
TP502
FBACLK0*
TP501
FBACLK1
TP7
FBACLK1*
TP8
FBA_DEBUG_ODT
TP4
220R@100MHz
NVVDD
E GC
C528 .022UF
16V 10% X7R 0402 COMMON
C524 .022UF
16V 10% X7R 0402 COMMON
C526 .1UF
10V 10% X5R 0402 COMMON
C523 .1UF
10V 10% X5R 0402 COMMON
TP5 TP6
C542 4700PF
25V 10% X7R 0402 COMMON
C543 4700PF
25V 10% X7R 0402 COMMON
Rmoved two 0.022uf, and two 0.1uf
FBADQS1 FBADQSN1
C538 .1UF
10V 10% X5R 0402 COMMON
C527 .022UF
16V 10% X7R 0402 COMMON
C525 .1UF
10V 10% X5R 0402 COMMON
FBVDDQ
FBA CMD/ADDR TERMINATIONS:
FBVDDQ
RP7D 150/X
FBACMD0
4 5
0402X4 COMMON
RP7C
3 6
0402X4 COMMON
FBACMD1
RP3B
2 7
0402X4
RP3A 150/X
1 8
0402X4 COMMON
RP501A
FBACMD4
1 8
0402X4 COMMON
+/-5%
RP501B
2 7
0402X4
+/-5%
FBACMD5
RP10C 150/X
3 6
FBACMD9
+/-5%
RP10D
4 5
0402X4 COMMON
+/-5%
RP6A 150/X
1 8
+/-5%
RP6B
2 7
0402X4
+/-5%
RP5B
2 7
+/-5%
RP5A
1 8
0402X4 COMMON
+/-5%
C533 1UF
6.3V 10% X5R 0402 COMMON
GND
FBACMD10
GND
RP6D C544 1UF
6.3V 10% X5R 0402 COMMON
FBACMD15
FBACMD16
150/X
4 5
0402X4 COMMON
+/-5%
RP6C
150/X
3 6
COMMON
0402X4
+/-5%
RP10B 150/X
2 7
0402X4 COMMON
+/-5%
RP10A
150/X
1 8
0402X4 COMMON
+/-5%
GND
FBACMD2
+/-5%
150/X
+/-5%
FBACMD3
150/X
COMMON
+/-5%
+/-5%
GND
FBVDDQ
150/X
FBACMD6
150/X
COMMON
FBACMD8
COMMON0402X4
150/X
GND
FBVDDQ
FBACMD13
COMMON0402X4
150/X
COMMON
150/X
FBACMD14
COMMON0402X4
150/X
GND
FBVDDQ
FBACMD17
1 8 2 7
0402X4 COMMON
FBACMD18
3 6
0402X4 COMMON
4 5
0402X4
GND
FBVDDQ
RP3D 150/X
FBACMD23
FBACMD24
FBACMD19
FBACMD20
4 5
0402X4
RP3C 150/X
3 6
RP11C
3 6
0402X4
RP11D
4 5
0402X4
RP1D
4 5
0402X4 COMMON
+/-5%
RP1C 150/X
3 6
0402X4 COMMON
+/-5%
RP2B
2 7
0402X4 COMMON
+/-5%
RP2A
1 8
+/-5%
FBACMD21
COMMON
+/-5%
COMMON0402X4
+/-5%
150/X
COMMON
+/-5%
150/X
COMMON
+/-5%
FBVDDQ
150/X
150/X
150/X
COMMON0402X4
GND
4 5 3 6
0402X4
FBACMD22
3 6
0402X4 COMMON
4 5
0402X4 COMMON
GND
FBACMD25
FBACMD7
RP8D
4 5
RP8C 150/X
3 6
0402X4
RP8B 150/X
2 7
0402X4
RP8A 150/X
1 8
0402X4 COMMON
RP11A
1 8
0402X4
+/-5%
RP11B
2 7
0402X4 COMMON
+/-5%
RP7B
2 7
0402X4 COMMON
+/-5%
RP7A
1 8
+/-5%
RP4A
1 8
0402X4 COMMON
+/-5%
RP4B 150/X
2 7
0402X4 COMMON
+/-5%
RP501C 150/X
3 6
0402X4 COMMON
+/-5%
RP501D 150/X
4 5
0402X4 COMMON
+/-5%
RP1A 150/X
COMMON0402X4
+/-5%
RP1B 150/X
+/-5%
RP9C 150/X
+/-5%
RP9D 150/X
COMMON
+/-5%
RP4D
150/X
COMMON0402X4
+/-5%
RP4C 150/X
COMMON
+/-5%
RP2C
150/X
+/-5%
RP2D 150/X
+/-5%
RP9A
1 8
0402X4 COMMON
+/-5%
RP9B
2 7
0402X4 COMMON
+/-5%
RP5D
4 5
0402X4 COMMON
+/-5%
RP5C
3 6
0402X4 COMMON
+/-5%
FBVDDQ
150/X
COMMON0402X4
+/-5%
COMMON
+/-5%
COMMON
+/-5%
+/-5%
GND
FBVDDQ
150/X
COMMON
150/X
150/X
150/X
COMMON0402X4
GND
FBVDDQ
150/X
GND
FBVDDQ
GND
FBVDDQ
GND
FBVDDQ
150/X
150/X
150/X
150/X
GND
1
2
3
4
FBVDDQ
R40 10K/X
5%
0402
COMMON
R39 10K
5%
0402
NS
PD REQUIRED FOR INITIALIZATION OF DDR2
3,4,4,4,5,5
OUT
GND
Title
Size Document Number Rev Custom
Date: Sheet of
GPU: FB-Interface
GV-NX73TC512DL-RH
Friday, January 06, 2006
GIGABYTE
314
5
1.0
RESET
FBACMD12
GND
Memory Bit 0..31
PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY
1
3,3,4,4,5,5
2
3
4
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR O THERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARR ANTIES INCLU DING, WITHOU T LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
FBACMD[25..0]
IN
USED ONLY FOR 1GB DEVICES ---->
3,4,4,4 3,4,4,4
3,3,4,5
BI
3,4,5
IN
3,4,5,5
IN
3,4,5,5
IN
IN IN
FBADQM[7..0]
FBADQS[7..0]
FBADQSN[7..0]
FBAD[63..0]
FBACLK0 FBACLK0*
15
FBACMD15 FBACMD15
25
FBACMD25 FBACMD25
9
FBACMD9 FBACMD9
8
FBACMD8 FBACMD8
1
FBACMD1 FBACMD1
3
FBACMD3 FBACMD3
2
FBACMD2 FBACMD2
0
FBACMD0 FBACMD0
24
FBACMD24 FBACMD24
22
FBACMD22 FBACMD22
21
FBACMD21 FBACMD21
23
FBACMD23 FBACMD23
19
FBACMD19 FBACMD19
20
FBACMD20 FBACMD20
17
FBACMD17 FBACMD17
16
FBACMD16 FBACMD16
14
FBACMD14 FBACMD14 SNN_FBA1_NC_R8 SNN_FBA1_NC_R3 SNN_FBA1_NC_R7
10
FBACMD10 FBACMD10
18
FBACMD18 FBACMD18
FBACMD7 FBACMD7
7
FBACMD11 FBACMD11
11
3,3,4,4,5,5
3,4,4,4
FBACMD12 FBACMD12
IN
SNN_FBA1_NC_A2 SNN_FBA1_NC_E2
0
FBADQM0
1
FBADQM1
2
FBADQM2
3
FBADQM3
0
FBADQS0 FBADQS0
1
FBADQS1
2
FBADQS2
3
FBADQS3
0
FBADQSN0
1
FBADQSN1
2
FBADQSN2
3
FBADQSN3
FBVDDQ
FBACLK0
IN
U4C
BGA84 COMMON
1/2
K7
RAS
L7
CAS
K3
WE
L8
CS
M8
A<0>
M3
A<1>
M7
A<2>
N2
A<3>
N8
A<4>
N3
A<5>
N7
A<6>
P2
A<7>
P8
A<8>
P3
A<9>
M2
A<10>
P7
A<11>
R2
A<12>
R8
NC/A<13>
R3
NC/A<14>
R7
NC/A<15>
L2
BA<0>
L3
BA<1>
L1
NC/BA<2>
K2
CKE
J8
CLK
K8
CLK
K9
ODT
A2
NC
E2
NC
0 1 2 3 4 5 6 7
8 9 10 11 12 13 14 15
R33 120
5% 0402 DNP
R351%100
COMMON0603
R34 120
5% 0402 DNP
GND GND
FBAD0 FBAD1 FBAD2 FBAD3 FBAD4 FBAD5 FBAD6 FBAD7
FBADQM0
FBADQSN0
FBAD8 FBAD9 FBAD10 FBAD11 FBAD12 FBAD13 FBAD14 FBAD15
FBADQM1 FBADQS1 FBADQSN1
FBVDDQ
A1
VDD
E1
VDD
J9
VDD
M9
VDD
R1
VDD
A9
VDDQ
C1
VDDQ
C3
VDDQ
C7
VDDQ
C9
VDDQ
E9
VDDQ
G1
VDDQ
G3
VDDQ
G7
VDDQ
G9
VDDQ
J1
VDDL
A3
VSS
E3
VSS
J3
VSS
N1
VSS
GND
P9
VSS
A7
VSSQ
B2
VSSQ
B8
VSSQ
D2
VSSQ
D8
VSSQ
E7
VSSQ
F2
VSSQ
F8
VSSQ
H2
VSSQ
H8
VSSQ
J7
VSSL
VREF_B
J2
Vref
R36 120
5% 0402 DNP
FBACLK0*
R37 120
5% 0402 DNP
C507 .047UF
16V 10% X7R 0402 COMMON
GND
U4A
BGA84 COMMON
D1
DQ<0>
D3
DQ<1>
C8
DQ<2>
D7
DQ<3>
D9
DQ<4>
B1
DQ<5>
C2
DQ<6>
B9
DQ<7>
B3
DQM
B7
DQS
A8
DQS
U501C
BGA84 COMMON
G8
DQ<0>
H9
DQ<1>
F1
DQ<2>
H3
DQ<3>
H7
DQ<4>
G2
DQ<5>
H1
DQ<6>
F9
DQ<7>
F3
DQM
F7
DQS
E8
DQS
3,4,4,4
IN
USED ONLY FOR 1GB DEVICES ---->
3,4,4,4
IN
3,4,4,4
FBVDDQ
R505 1K
1% 0402 COMMON
R503 1K
1% 0402 COMMON
GND
2/2
2/2
IN
15 25 9 8
1 3 2 0 24 22 21 23 19 20 17 16 14
10 18 7
11
FBACLK0 FBACLK0*
Place these caps next to plane transitions
FBVDDQ
GND
A B D F H
SNN_FBA2_NC_R8 SNN_FBA2_NC_R3 SNN_FBA2_NC_R7
SNN_FBA2_NC_A2 SNN_FBA2_NC_E2
16 17 18 19 20 21 22 23
24 25 26 27 28 29 30 31
C55 .01UF
25V 10% X7R 0402 COMMON
FBAD16 FBAD17 FBAD18 FBAD19 FBAD20 FBAD21 FBAD22 FBAD23
FBADQM2 FBADQS2 FBADQSN2
FBAD24 FBAD25 FBAD26 FBAD27 FBAD28 FBAD29 FBAD30 FBAD31
FBADQM3 FBADQS3 FBADQSN3
HGFEDCBA
DIFFPAIRNET NV_IMPEDANCE NV_CRITICAL_NET
FBACLK0
3,4,4,4
IN
FBACLK0*
3,4,4,4
IN
FBAD[63..0]
3,3,4,5
IN
0
FBADQS[7..0]
3,4,5,5
IN
3,4,5,5
U501B
BGA84 COMMON
1/2
K7
RAS
L7
CAS
K3
WE
L8
CS
M8
A<0>
M3
A<1>
M7
A<2>
N2
A<3>
N8
A<4>
N3
A<5>
N7
A<6>
P2
A<7>
P8
A<8>
P3
A<9>
M2
A<10>
P7
A<11>
R2
A<12>
R8
NC/A<13>
R3
NC/A<14>
R7
NC/A<15>
L2
BA<0>
L3
BA<1>
L1
NC/BA<2>
K2
CKE
J8
CLK
K8
CLK
K9
ODT
A2
NC
E2
NC
U501A
BGA84 COMMON
2/2
D1
DQ<0>
D3
DQ<1>
C2
DQ<2>
D7
DQ<3>
B9
DQ<4>
B1
DQ<5>
D9
DQ<6>
C8
DQ<7>
B3
DQM
B7
DQS
A8
DQS
U4B
BGA84 COMMON
2/2
F9
DQ<0>
G8
DQ<1>
H3
DQ<2>
G2
DQ<3>
H1
DQ<4>
F1
DQ<5>
H9
DQ<6>
H7
DQ<7>
F3
DQM
F7
DQS
E8
DQS
FBVDDQ
FBVDDQ
C37 .01UF
25V 10% X7R 0402 COMMON
GND
FBVDDQ
C50
C40
.01UF
.01UF
25V
25V
10%
10%
X7R
X7R
0402
0402
COMMON
GND
COMMON
GND
FBVDDQ
A1
VDD
E1
VDD
J9
VDD
M9
VDD
R1
VDD
A9
VDDQ
C1
VDDQ
C3
VDDQ
C7
VDDQ
C9
VDDQ
E9
VDDQ
G1
VDDQ
G3
VDDQ
G7
VDDQ
G9
VDDQ
J1
VDDL
A3
VSS
E3
VSS
J3
VSS
GND
N1
VSS
P9
VSS
A7
VSSQ
B2
VSSQ
B8
VSSQ
D2
VSSQ
D8
VSSQ
E7
VSSQ
F2
VSSQ
F8
VSSQ
H2
VSSQ
H8
VSSQ
J7
VSSL
J2
Vref
C506 .047UF
16V 10% X7R 0402 COMMON
GND
FBADQSN[7..0]
IN
FBVDDQ
GND
FBVDDQ
GND
FBVDDQ
GND
FBVDDQ
GND
X-cap for CMD
FBVDDQ
GND
FBVDDQ
GND
C62 .01UF
25V 10% X7R 0402 COMMON
C60 .01UF
25V 10% X7R 0402 COMMON
3,4,5
3,3,4,4,5,5
IN
IN IN
C513 .1UF
10V 10% X5R 0402 COMMON
C512 .1UF
10V 10% X5R 0402 COMMON
C508 .1UF/X
10V 10% X5R 0402 COMMON
C514 .1UF
10V 10% X5R 0402 COMMON
C505 .01UF
25V 10% X7R 0402 COMMON
C502 .01UF
25V 10% X7R 0402 COMMON
FBADQS0
0
FBADQSN0
1
1
2
2
3
3
FBADQM[7..0]
FBACMD[25..0]
FBADQS0 100DIFF 1
FBADQS1 FBADQSN1
FBADQS2 FBADQSN2
FBADQS2 100DIFF 1
FBADQS3 FBADQSN3
FBADQS3 100DIFF 1
FBA_ODT
C46 .1UF
10V 10% X5R 0402 COMMON
C44 .1UF
10V 10% X5R 0402 COMMON
C41 .1UF
10V 10% X5R 0402 COMMON
C515 .1UF
10V 10% X5R 0402 COMMON
C64
C63 .01UF
.01UF
25V
25V
10%
10%
X7R
X7R
0402
0402
COMMON
COMMON
C501 .01UF
25V 10% X7R 0402 COMMON
C47 1UF
6.3V 10% X5R 0402 COMMON
C61 .01UF
25V 10% X7R 0402 COMMON
Title
Size Document Number Rev Custom
Friday, January 06, 2006
E GC
Date: Sheet of
100DIFF 1FBACLK0
100DIFFFBACLK0 1
50OHM 1
100DIFF 1FBADQS0
100DIFF 1FBADQS1
100DIFFFBADQS3 1
50OHM 1
50OHM 1
C52 1UF
6.3V 10% X5R 0402 COMMON
C56 .01UF
25V 10% X7R 0402 COMMON
C503 .01UF
25V 10% X7R 0402 COMMON
C57
4.7UF
6.3V 10% X5R 0603 COMMON
C58
4.7UF
6.3V 10% X5R 0603 COMMON
1FBADQS1 100DIFF
1100DIFFFBADQS2
150OHM
GIGABYTE
Memory Bit 0..31
GV-NX73TC512DL-RH
1.0
414
1
2
3
4
5
Memory Bit 32..63
PLACE ALL DISCRETE COMPONENTS AS NEAR AS POSSIBLE TO MEMORY
FBACMD[25..0]
3,3,4,4,4,5
1
IN
15
FBACMD15 FBACMD15
25
FBACMD25 FBACMD25
9
FBACMD9 FBACMD9
8
FBACMD8 FBACMD8
1
FBACMD1 FBACMD1
3 13 4
SUBPARTITION BITS ---->
2
USED ONLY FOR 1GB DEVICES ---->
3,5,5,5 3,5,5,5
5 6
FBACLK1 FBACLK1
IN
FBACLK1* FBACLK 1*
IN
3
FBACMD3 FBACMD3 FBACMD13 FBACMD 13 FBACMD4 FBACMD4 FBACMD5 FBACMD5 FBACMD6 FBACMD6
21
FBACMD21 FBACMD21
23
FBACMD23 FBACMD23
19
FBACMD19 FBACMD19
20
FBACMD20 FBACMD20
17
FBACMD17 FBACMD17
16
FBACMD16 FBACMD16
14
FBACMD14 FBACMD14
SNN_FBA3_NC_R8 SNN_FBA3_NC_R3 SNN_FBA3_NC_R7
10
FBACMD10 FBACMD10
18
FBACMD18 FBACMD18
7
FBACMD7 FBACMD7
11
FBACMD11 FBACMD11
FBACMD12 FBACMD12
3,3,4,4,4,5
IN
SNN_FBA3_NC_A2 SNN_FBA3_NC_E2
3,3,4,4
3,4,4
3,4,4,5
FBAD[63..0]
BI
IN
FBADQS[7..0]
IN
4
3,4,4,5
FBADQSN[7..0]
IN
5
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, 'MATERIALS') ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR O THERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARR ANTIES INCLU DING, WITHOU T LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.
A B D F H
U5C
BGA84 COMMON
1/2
K7
RAS
L7
CAS
K3
WE
L8
CS
M8
A<0>
M3
A<1>
M7
A<2>
N2
A<3>
N8
A<4>
N3
A<5>
N7
A<6>
P2
A<7>
P8
A<8>
P3
A<9>
M2
A<10>
P7
A<11>
R2
A<12>
R8
NC/A<13>
R3
NC/A<14>
R7
NC/A<15>
L2
BA<0>
L3
BA<1>
L1
NC/BA<2>
K2
CKE
J8
CLK
K8
CLK
K9
ODT
A2
NC
E2
NC
4
FBADQM4
5
FBADQM5
6
FBADQM6
7
FBADQM7
4
FBADQS4
5
FBADQS5
6
FBADQS6
7
FBADQS7
4
FBADQSN4
5
FBADQSN5
6
FBADQSN6
7
FBADQSN7
FBVDDQ
A1
VDD
E1
VDD
J9
VDD
M9
VDD
R1
VDD
A9
VDDQ
C1
VDDQ
C3
VDDQ
C7
VDDQ
C9
VDDQ
E9
VDDQ
G1
VDDQ
G3
VDDQ
G7
VDDQ
G9
VDDQ
J1
VDDL
A3
VSS
E3
VSS
J3
VSS
GND
N1
VSS
P9
VSS
A7
VSSQ
B2
VSSQ
B8
VSSQ
D2
VSSQ
D8
VSSQ
E7
VSSQ
F2
VSSQ
F8
VSSQ
H2
VSSQ
H8
VSSQ
J7
VSSL
VREF_A
J2
Vref
GND
32
FBAD32
33
FBAD33
34
FBAD34
35
FBAD35
36
FBAD36
37
FBAD37
38
FBAD38
39
FBAD39
FBADQM4 FBADQS4 FBADQSN4
40
FBAD40
41
FBAD41
42
FBAD42
43
FBAD43
44
FBAD44
45
FBAD45
46
FBAD46
47
FBAD47
FBADQM5 FBADQS5 FBADQSN5
SUBPARTITION BITS ---->
USED ONLY FOR 1GB DEVICES ---->
3,5,5,5 3,5,5,5
FBVDDQ
R31 1K
1% 0402 COMMON
C51
R32
.047UF
1K
16V
1% 0402
10%
COMMON
X7R 0402 COMMON
GND
U5A
BGA84 COMMON
2/2
D9
DQ<0>
D7
DQ<1>
C8
DQ<2>
B9
DQ<3>
B1
DQ<4>
C2
DQ<5>
D3
DQ<6>
D1
DQ<7>
B3
DQM
B7
DQS
A8
DQS
U502C
BGA84 COMMON
2/2
C8
DQ<0>
D1
DQ<1>
B9
DQ<2>
B1
DQ<3>
D7
DQ<4>
D9
DQ<5>
D3
DQ<6>
C2
DQ<7>
B3
DQM
B7
DQS
A8
DQS
Place the d ifferentia l termination resistor at t he end of the transmission line.
13 4 5 6
IN IN
FBVDDQ
FBACLK1
3,5,5,5
IN
15 25 9 8
1 3
21 23 19 20 17 16 14
SNN_FBA4_NC_R8 SNN_FBA4_NC_R3 SNN_FBA4_NC_R7
10 18 7
11
SNN_FBA4_NC_A2 SNN_FBA4_NC_E2
R507 120/X
5% 0402 DNP
R504 100
1%
R506 120/X
5% 0402 DNP
GND GND
HGFEDCBA
NET
FBACLK1
3,5,5,5
IN
FBACLK1*
3,5,5,5
IN
4
3,4,4,5
U502A
BGA84 COMMON
1/2
K7
RAS
L7
CAS
K3
WE
L8
CS
M8
A<0>
M3
A<1>
M7
A<2>
N2
A<3>
N8
A<4>
N3
A<5>
N7
A<6>
P2
A<7>
P8
A<8>
P3
A<9>
M2
A<10>
P7
A<11>
R2
A<12>
R8
NC/A<13>
R3
NC/A<14>
R7
NC/A<15>
L2
BA<0>
L3
BA<1>
L1
NC/BA<2>
K2
CKE
J8
CLK
K8
CLK
K9
ODT
A2
NC
E2
NC
FBVDDQ
A1
VDD
E1
VDD
J9
VDD
M9
VDD
R1
VDD
A9
VDDQ
C1
VDDQ
C3
VDDQ
C7
VDDQ
C9
VDDQ
E9
VDDQ
G1
VDDQ
G3
VDDQ
G7
VDDQ
G9
VDDQ
J1
VDDL
A3
VSS
E3
VSS
J3
VSS
GND
N1
VSS
P9
VSS
A7
VSSQ
B2
VSSQ
B8
VSSQ
D2
VSSQ
D8
VSSQ
E7
VSSQ
F2
VSSQ
F8
VSSQ
H2
VSSQ
H8
VSSQ
J7
VSSL
J2
Vref
C54 .047UF
16V 10% X7R 0402 COMMON
GND
FBADQS[7..0]
IN
FBADQSN[7..0]
3,4,4,5
IN
FBVDDQ
GND
FBVDDQ
GND
FBADQS4 FBADQSN4
4
FBADQS5
5
FBADQSN5
5
FBADQS6
6
FBADQSN6
6
7
FBADQS7
7
FBADQSN7
C516 .1UF
10V 10% X5R 0402 COMMON
C511 .1UF
10V 10% X5R 0402 COMMON
FBACLK1 1100DIFF
FBADQS4 100DIFF 1 FBADQS4 100DIFF 1
FBADQS5 100DIFF 1 FBADQS5 100DIFF 1
FBADQS6 100DIFF 1 FBADQS6 100DIFF 1
FBADQS7 100DIFF 1
C43 .1UF
10V 10% X5R 0402 COMMON
C517 .1UF
10V 10% X5R 0402 COMMON
NV_IMPEDANCEDIFFPAIR
100DIFF 1FBADQS7
C49 1UF
6.3V 10% X5R 0402 COMMON
1100DIFFFBACLK1
C59
4.7UF
6.3V 10% X5R 0603 COMMON
NV_CRITICAL_NET
1
2
3
U502B
BGA84 COMMON
48
FBAD48
49
FBAD49
50
FBAD50
51
FBAD51
52
FBAD52
53
FBAD53
54
FBAD54
55
FBAD55
FBADQM6FBADQM[7..0] FBADQS6 FBADQSN6
56
FBAD56
57
FBAD57
58
FBAD58
59
FBAD59
60
FBAD60
61
FBAD61
62
FBAD62
63
FBAD63
FBADQM7 FBADQS7 FBADQSN7
R502 120/X
5% 0402 DNP
FBACLK1*
COMMON0603
R501 120/X
5% 0402 DNP
2/2
G8
DQ<0>
F9
DQ<1>
G2
DQ<2>
F1
DQ<3>
H7
DQ<4>
H9
DQ<5>
H1
DQ<6>
H3
DQ<7>
F3
DQM
F7
DQS
E8
DQS
U5B
BGA84 COMMON
2/2
F1
DQ<0>
H7
DQ<1>
H9
DQ<2>
H3
DQ<3>
H1
DQ<4>
G2
DQ<5>
G8
DQ<6>
F9
DQ<7>
F3
DQM
F7
DQS
E8
DQS
Place near signal transition area
FBVDDQ
3,5,5,5
IN
FBVDDQ
C39
C45
.01UF
.01UF
25V
25V
10%
10%
X7R
X7R
0402
0402
COMMON
COMMON
GND
GND
E GC
FBVDDQ
C53
C510 .1UF
10V 10% X5R 0402 COMMON
GND
FBVDDQ
C42 .1UF
10V 10% X5R 0402 COMMON
GND
FBVDDQ
FBVDDQ
C38
C36
.01UF
.01UF
25V
25V
10%
10%
X7R
X7R
0402
0402
COMMON
COMMON
GND
GND
C48
.1UF
1UF
10V
6.3V
10%
10%
X5R
X5R
0402
0402
COMMON
COMMON
C509 .1UF
10V 10% X5R 0402 COMMON
Title
Size Document Number Rev Custom
Date: Sheet of
Memory Bit 32..63
GV-NX73TC512DL-RH
Friday, January 06, 2006
GIGABYTE
C504
4.7UF
6.3V 10% X5R 0603 COMMON
514
4
5
1.0
Loading...
+ 9 hidden pages