![](/html/5f/5faf/5fafe2807c989a9f6c1839b19b2ef003142ccd01aae9f66221d27b8ee60d6025/bg1.png)
5
4
3
2
1
REV:1.0
GA-8IP533A
D D
FSC
TITLE
COVER SHEET
BLOCK DIAGRAM
CPU 0
CPU 1
LEVEL SHIFT
CPU DECOUPLING
C C
MCH
DDR DIMM CHANNEL A
DDR DIMM CHANNEL B
P64H2
PCIX SLOT1
PCIX SLOT2
BRIDGE BOARD CONNECTOR
GIGABIT LAN CONTROLLER
GIGABIT LAN POWERGOD/POWER
I2C MULTIPLEXER & 32BIT PCI CONNECTOR
B B
ICH3
SUPER IO
PAGE
1
2,3
5,6
7,8
9
10
11,12,13
14,15,16,17
18,19,20,21
22,23,24,25,26
27
28
29,30
31,32
33,34
35
36,37,38
39
4.5 mil
4 mil
4.5 mil
4 mil
14 mil
4 mil
4.5 mil
4 mil
4.5 mil
9/22/2003
BOARD STACK-UP
PP 2116
FR4
PP 2116
FR4
PP 7628 X 2
FR4
PP 2116
FR4
PP 2116
COMPONENT SIDE
INT 5
INT 1
GND
INT 2
GND
INT 4
INT 6
SOLDER SIDE
0.5OZ
1OZ
1OZ
1OZ
1OZ
1OZINT 3
1OZ
1OZ
1OZ
0.5OZ
ADM1026 HARDWARE MONITOR 40
SERIAL PORT
FRONT PANEL & KB/MS
ATI RAGE XL
VGA CONNECTOR
CLOCK GENERATOR
USB CONNECTOR
A A
VRM ENABLE AND POWER OK LOGIC
POWER CONNECTOR
VOLTAGE REGULATORS
PCI IDSEL AND ROUTING
IPMI GPIO AND I2C ADDRESS
5
4
41
42
43,44
45
46
47
48
49
50,51,52,53,54
55
56
Title
Size Document Number Rev
3
2
Date: Sheet of
GIGA-BYTE TECHNOLOGY CO., LTD.
COVER SHEET
GA-8IP533A
1 57T uesday, September 23, 2003
1
1.0
![](/html/5f/5faf/5fafe2807c989a9f6c1839b19b2ef003142ccd01aae9f66221d27b8ee60d6025/bg2.png)
5
4
3
2
1
8IP533A SYSTEM BLOCK DIAGRAM
D D
Ultra 320
PCI-X_66MHz
SCSI
64-Bit PCI-X SLOT3
ZCR
C C
B B
64-Bit PCI-X SLOT 2
PCI-X_66MHz
PCI-X_133MHz
BUS A
BUS B
Gigabit
LAN
82546EB
P64H2
#1
PCI_33MHz
HI 2.0_16Bit
Frame
Buffer
ATI
Rage 128XL
Processor 1
PCI_33MHz
400/533
E7501
MCH
ICH3-S
Prestonia/NoconaPrestonia/Nocona
Processor 2
DDR Channel A
DDR DIMM
DDR Channel B
DDR DIMM
HI 1.5_8Bit
USB Ports
VGA Con.
32 BIT PCI RISER
CONNECTOR
I/O NS
PC87366
A A
PS2 KB
/ Mouse
5
4
Floppy
3
SERIAL
A/B
LPC
FWHSUPER
2
IPMI
QLOGIC
ZIRCON_UL
Title
Size Document Number Rev
Date: Sheet of
GIGA-BYTE TECHNOLOGY CO., LTD.
SYSTEM BLOCK DIAGRAM
SM BUS
IPMB
GA-8IP533A
1
2 57T uesday, September 23, 2003
1.0
![](/html/5f/5faf/5fafe2807c989a9f6c1839b19b2ef003142ccd01aae9f66221d27b8ee60d6025/bg3.png)
AIC7899
5
4
3
2
1
SYSTEM RESET AND POWER OK BLOCK DIAGRAM
OR
INVERTER
IPMI_RST_IN_N
BMC_PWROK_IN
INVERTER
INVERTER
HIP6301
ICH3_VRMPWRGD
ICH3_PWROK
P64H2_PWROK
ICH3
MCH
P64H2
ICH3_PCIRST_N
PA_PCIRST_N
PB_PCIRST_N
ICH3_CPUPWRGD
CPU_RESET_N
PCIX
SLOT1
AIC7899
/AIC7902
82546
PCIX
SLOT2
CPU0
CPU1
RJ45-1
RJ45-1
RESET I/O
D D
C C
ZIRCON UL
PWROK
RESET OUT
ITP CONN
ATX
POWER
SUPPLY
CONN.
LTC1709-7
LTC1735
LTC1735
IPMI_RST_N
RESET SWITCH
INVERTER
ITP_RESET
PS_PWRGD
PGOOD_2D5
INVERTER
PGOOD_1D25
PGOOD_1D2
ICH3_VRMPWRGD
NMI CIRCUIT
ZIRCON UL
NMI_IN
B B
ICH3
GPIO8
NMI
NMI_ SW
INVERTER
CPU0
CPU1
DDR DIMM 1 - 6
ADM1026
VDD_ID
GPIO11
POWER CONN
PWRBTN SW
A A
PWRBTN
SIO
PWRBTN IN
PWRBTN OUT
PWRBTN OUT
PWRBTN IN
ZIRCON UL
POWER 0N EN
5
ICH3_PWRBNIB_S_N
EN_PSON_N
4
ICH3
PWRBTN IN
PWRBTN OUT
ICH3_SLP_S5_N
AND
3
INVERTER
PSON
OR
CASE_OPEN
OR
2
PS_ON
Title
Size Document Number Rev
Date: Sheet of
GIGA-BYTE TECHNOLOGY CO., LTD.
SYSTEM RESET AND POWER ON DIAGRAM
GA-8IP533A
3 57T uesday, September 23, 2003
1
1.0
![](/html/5f/5faf/5fafe2807c989a9f6c1839b19b2ef003142ccd01aae9f66221d27b8ee60d6025/bg4.png)
5
4
3
2
1
DDR
DIMMA2
DIMMA1
D D
DIMMA3
DDR
DIMMB1
A8H
DDR
DDR
DDR
DIMMB2
AAH
DDR
DIMMB3
ACHA0H A4HA2H
ADDR:
60H
ADDR:
C2H
CY28329P64H2MCH
ADDR:
D2H
SMBUS AND HARDWARE MONITOR BLOCK DIAGRAM
CPU0
EEPROM
ADDR:
AEH
(OPTION)
ICH3
ADDR:
44H
SMBUS0
(NOT USE)
3.3VSB
SIO
POWER
SUPPLY
(OPTION)
CPU1
EEPROM
ADDR:
A8H
(OPTION)
PCIX_SLOT1 PCIX_SLOT2
ICH3 SMBUS
ICH3 SMBUS
3.3VSB3.3V
82546EB
SMBUS2
BMC LAN BUS
C C
BMC SMBUS
3.3VSB
3.3VSB
CONTROL CIRCUIT
PCA9544
ADDR:
E2H
SMBUS33VSB
3.3VSB
BLACKPLANE
3VSBSMBUS3
W83791
W83791
W83791
ADDR:5AH ADDR:5CH ADDR:5EH
(OPTION) (OPTION) (OPTION)
5VSBSMBUS1
PCA9554A
ADDR:
DA/DB
LCD CONNECTOR
ADDR:
70H
74HCT4052
Z2
Z1
Y2_0
Y1_0
Y1_1
I/O 1I/O 0
Y2_1
Y1_2
Y2_2
Y1_3
Y2_3
ID
EEPROM FF
ADDR:
AEH
LM75
ADDR:
91H
FRONT
PANEL
DAC
VCC1_2
VTT_DDR
VCC1_5DUAL
VCC1_8
VCC2_5G
VCC2_5
VCC1_8SB
VCC2_5DUAL
V_CORE
+12V
-12V
VCC
VBAT_ADM
VCC3
ADM1026_INT_N
FAN_SENSE3
5
FAN_SENSE4
6
FAN_SENSE5
9
FAN_SENSE1
3
FAN_SENSE2
4
SMBUS1
5VSB
LM75 LM75
ADDR:
94H/95H
CPU1CPU0 DDR
ADDR:
90H/91H
(OPTION) (OPTION)
LM75LM75
ADDR:
92H/93H
SCSI
ADDR:
96H/97H
FAN_SENSE3
FAN_SENSE4
FAN_SENSE5
FAN_SENSE1
FAN_SENSE2
ZIRCON_UL
RTC
PCF8563
ADDR:
A2/A3
EEPROM
24C128
ADDR:A6H
IPMI
B B
1920
IPMB CONNECTOR
ADDR:28HADDR:24H
CPU0_THERMDA
CPU0_THERMDC
CPU1_THERMDA
CPU1_THERMDC
CPU0_HOT_N
CPU1_HOT_N
PS_ON_N
ADM1026
ADDR:
5CH
PWM
FAN_PWM1
FAN_PWM2
ADM1026 DAC
ADM1026 PWM
BMC PWM1
BMC PWM2
A A
PS
FAN1
PS
FAN2
Housing
FAN
CPU
FAN1
CPU
FAN2
CPU
FAN3
CPU
FAN4
CPU
FAN5
CPU
FAN6
CPU
FAN7
CPU
FAN8
BRIDGE BOARD
Title
Size Document Number Rev
5
4
3
2
Date: Sheet of
GIGA-BYTE TECHNOLOGY CO., LTD.
SMBUS BLOCK DIAGRAM
GA-8IP533A
4 57T uesday, September 23, 2003
1
1.0
![](/html/5f/5faf/5fafe2807c989a9f6c1839b19b2ef003142ccd01aae9f66221d27b8ee60d6025/bg5.png)
5
PROCESSOR1 FC-mPGA604
(END
HD[0..63][7,11]
HD63
AB6 C8
HD62
Y9
HD61
AA8
HD60
D D
C C
B B
THE PIN
C5 IS
VCCVIDLB
FOR
NOCONA
CPU.
R7 1K/6/X
A A
R13 1K/6
VCC3
R8 1K/6/X
R14 1K/6
R15 1K/6 R9 1K/6/X
TP3
TP5
TP7
TP11
TP13
R10 1K/6/X
R16 1K/6/X
CPU0_VCCVID
R11 1K/6/X
R17 1K/6/X
HD59
HD58
HD57
HD56
HD55
HD54
HD53
HD52
HD51
HD50
HD49
HD48
HD47
HD46
HD45
HD44
HD43
HD42
HD41
HD40
HD39
HD38
HD37
HD36
HD35
HD34
HD33
HD32
HD31
HD30
HD29
HD28
HD27
HD26
HD25
HD24
HD23
HD22
HD21
HD20
HD19
HD18
HD17
HD16
HD15
HD14
HD13
HD12
HD11
HD10
HD9
HD8
HD7
HD6
HD5
HD4
HD3
HD2
HD1
HD0
CPU0-SM_EP_A2
R12 1K/6/X
CPU0-SM_EP_A1
CPU0-SM_EP_A0
CPU0-SM_TS_A1
CPU0-SM_TS_A0
CPU_SMBUS_WP
1K/6/X
R18
5
AC5
AC6
AE7
AD7
AC8
AB10
AA10
AA11
AB13
AB12
AC14
AA14
AA13
AC9
AD8
AD10
AE9
AC11
AE10
AC12
AD11
AD14
AD13
AB15
AD18
AE13
AC17
AA16
AB16
AB17
AD19
AD21
AE20
AE22
AC21
AC20
AA18
AC23
AE23
AD24
AC24
AE25
AD25
AC26
AE26
AA19
AB19
AB22
AB20
AA21
AA22
AB23
AB25
AB26
AA24
Y23
AD27
AA25
Y24
AA27
Y26
AC1
W3
D25
A26
A16
C5
processor)
U1A
D63 A35
D62
D61
D60
Socket 604
D59
D58
D57
D56
D55
D54
D53
D52
D51
D50
D49
D48
D47
D46
D45
D44
D43
D42
D41
D40
D39
D38
D37
D36
D35
D34
D33
D32
D31
D30
D29
D28
D27
D26
D25
D24
D23
D22
D21
D20
D19
D18
D17
D16
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
RSVD1
RSVD2
RSVD3
RSVD4
RSVD5
RSVD6
SOCKET-604
V_CORE
Part 1
L1
4.7U/8
L2
4.7U/8
BREQ4#
BREQ3#
BREQ2#
BREQ1#
BREQ0#
RSVD10
21
C1
10U/12
C8
10U/12
21
4
HA35
HA34
C9
A34
HA33
A7
A33
HA32
A6
A32
HA31
B7
A31
HA30
C11
A30
HA29
D12
A29
HA28
E13
A28
HA27
B8
A27
HA26
A9
A26
HA25
D13
A25
HA24
E14
A24
HA23
C12
A23
HA22
B11
A22
HA21
B10
A21
HA20
A10
A20
HA19
F15
A19
HA18
D15
A18
HA17
D16
A17
HA16
C14
A16
HA15
C15
A15
HA14
A12
A14
HA13
B13
A13
HA12
B14
A12
HA11
B16
A11
HA10
A13
A10
HA9
D17
A9
HA8
C17
A8
HA7
A19
A7
HA6
C18
A6
HA5
B18
A5
HA4
A20
A4
HA3
A22
A3
-HREQ4
B22
-HREQ3
C20
-HREQ2
C21
-HREQ1
B21
-HREQ0
B19
DBI[0..3]
DBI3
AB9
DBI3#
DBI2#
DBI1#
DBI0#
DP3#
DP2#
DP1#
DP0#
AP1#
AP0#
RSVD7
RSVD8
RSVD9
DBI2
AE12
DBI1
AD22
DBI0
AC27
DP3
AE17
DP2
AC15
DP1
AE19
DP0
AC18
D9
E10
P0_FORCEPR_N
A15
CPU0_VCCVID
A4
A1
AE16
THE PIN A15 IS FORCEPR# FOR NOCONA CPU.
T HE PIN A4 IS VCCVID FOR NOCONA CPU.
V_CORE
CPU0_VCCA
C1586
22U/12
CPU0_VSSA
C1587
22U/12
CPU0_VCCIOPLL
4
AP1_N
AP0_N
TP19
TP4
CLOSE TO CPU0
R1734
49.9/6/1
P0_FORCEPR_N
DP[0..3]
HA[3..35] [7,11]
-HREQ[0..4] [7,11]
DBI[0..3] [7,11]
R32
51/6/1
R38
86.6/6/1
DP[0..3] [7,11]
AP1_N [7,11]
AP0_N [7,11]
P0_FORCEPR_N [9]
R37
R38
C5
1U/6
BREQ2_3_N[7]
CPU1_BREQ0_N[9]
CPU0_BREQ0_N[9]
RS[0..2][7,11]
CPU0_BSEL1[48]
CPU0_BSEL0[46,48]
CPU0_VID[0..4][48,49]
NOCONA
86.6 ohn 1%
C6
220P/6
BPRI_N[7,11]
I2C_BUS0_CLK[7,35,39]
I2C_BUS0_DAT[7,35,39]
CPU_SMBUS_WP[7]
CPU_SMBALERT_N[7,35,37]
VCC3
PRESTONIA
100 ohn 1%86.6 ohn 1%
100 ohn 1%
C7
220P/6
3
BPRI_N
BREQ2_3_N
CPU1_BREQ0_N
CPU0_BREQ0_N
RS[0..2]
ICH3_A20M_N[6,7,36]
ICH3_IGNNE_N[6,7,36]
CPU_LINT1_NMI[6,7]
ICH3_LINT0_INTR[6,7,36]
I CH3_CPUPWRGD[7,36]
ICH3_CPUSLP_N[6,7,36]
R1384
1K/6
3
R1
49.9/6/1
DEFER_N[7,11]
CPURST_N[6,7,11]
RSP_N[7,11]
HTRDY_N[7,11]
ICH3_INIT_N[6,7,36,37]
FERR_N[7,36]
CPU0_SMI_N[9]
STPCLK_N[6,7]
CPU0_BCLK0[46]
CPU0_BCLK1[46]
ITP_TCK_P[6,7]
ITP_TDI_P0[6]
ITP_TMS_P[6,7]
ITP_TRST_N[6,7]
ITP_TDO_P0[6]
I2C_BUS0_CLK
I2C_BUS0_DAT
CPU_SMBUS_WP
CPU_SMBALERT_N
3VSB
R1385
1K/6
CPU0_VID[0..4]
CPU0_604_PRT#[37]
V_COREV_CORE
R31
51/6/1
R37
86.6/6/1
V_CORE
R1306
49.9/6/1
DEFER_N
CPURST_N
RS2
RS1
RS0
RSP_N
HTRDY_N
ICH3_A20M_N
ICH3_IGNNE_N
ICH3_INIT_N
FERR_N
CPU_LINT1_NMI
ICH3_LINT0_INTR
I CH3_CPUPWRGD
CPU0_SMI_N
ICH3_CPUSLP_N
STPCLK_N
CPU0_BCLK0
CPU0_BCLK1
ITP_TCK_P
ITP_TDI_P0
ITP_TMS_P
ITP_TRST_N
ITP_TDO_P0
CPU0-SM_EP_A2
CPU0-SM_EP_A1
CPU0-SM_EP_A0
CPU0-SM_TS_A1
CPU0-SM_TS_A0
R1772 47/6
CPU0_VCCA
CPU0_VCCIOPLL
TP1
CPU0_VID4
CPU0_VID3
CPU0_VID2
CPU0_VID1
CPU0_VID0
CPU0_VSSA
C2
1U/6
V_CORE
R6
49.9/6/1
U1B
D23
BPRI#
D10
BR3#
E11
BR2#
F12
BR1#
D20
BR0#
C23
DEFER#
Y8
RESET#
F21
RS2#
D22
RS1#
E21
RS0#
C6
RSP#
E19
TRDY#
F27
A20M#
C26
IGNNE
D6
INIT
E27
FERR#
G23
LINT1
B24
LINT0
AB7
PWRGOOD
C27
SMI#
AE6
SLP#
D4
STPCLK#
Y4
BCLK0
W5
BCLK1
E24
TCK
C24
TDI
A25
TMS
F24
TRST#
E25
TDO
AB28
SM_EP_A2
AB29
SM_EP_A1
AA29
SM_EP_A0
Y29
SM_TS_A1
AA28
SM_TS_A0
AC28
SM_CLK
AC29
SM_DAT
AD29
SM_WP
AD28
SM_ALERT#
AE28
SM_VCC0
AE29
SM_VCC1
AB4
VCCA
AD4
VCCIOPLL
B27
VCC_SENSE
AB3
BSEL1
AA3
BSEL0
B3
VID4
C3
VID3
D3
VID2
E3
VID1
F3
VID0
AA5
VSSA
VCC3
C3
220P/6
R1386
10K/6
D26
AE15
AE4
CPU0_GTL_VREF1CPU0_GTL_VREF2
C4
220P/6
VSS_SENSE
RSVD11
SMB_PRT
SOCKET-604
TP2
TP6
2
Socket 604
Part 2
3VSB
R1354
4.7K/6
2
IERR#
ADS#
BINIT#
BNR#
BPM5#
BPM4#
BPM3#
BPM2#
BPM1#
BPM0#
DBSY#
DRDY#
HIT#
HITM#
LOCK#
MCERR#
ADSTB1#
ADSTB0#
DSTBP3#
DSTBP2#
DSTBP1#
DSTBP0#
DSTBN3#
DSTBN2#
DSTBN1#
DSTBN0#
THERMTRIP#
PROCHOT#
COMP1
COMP0
GTLREF3
GTLREF2
GTLREF1
GTLREF0
ODTEN
SKTOCC#
TESTHI6
TESTHI5
TESTHI4
TESTHI3
TESTHI2
TESTHI1
TESTHI0
RSVD15
RSVD16
RSVD17
RSVD18
RSVD19
RSVD20
R26
4.7K/6
CPU_SMBALERT_N
V_CORE
R1305
470/6
CPU0_IERR_N
E5
ADS_N
D19
BINIT_N
F11
BNR_N
F20
CPU_BPM5_N
E4
CPU_BPM4_N
E8
CPU_BPM3_N
F5
CPU_BPM2_N
E7
CPU_BPM1_N
F8
CPU_BPM0_N
F6
DBSY_N
F18
HDRDY_N
E18
HIT_N
E22
HITM_N
A23
HLOCK_N
A17
BERR_N
D7
ADSTB1
F14
ADSTB0
F17
DSTBP3
Y11
DSTBP2
Y14
DSTBP1
Y17
DSTBP0
Y20
DSTBN3
Y12
DSTBN2
Y15
DSTBN1
Y18
DSTBN0
Y21
CPU0_THRMTRIP_N
F26
PROC0_HOT_N
B25
CPU0_COMP1
E16
CPU0_COMP0
AD16
CPU0_GTL_VREF2
F9
F23
CPU0_GTL_VREF1
W9
W23
CPU0_ODTEN
B5
CPU0_SKTOCC_N
A3
CPU0_TESTHI6
AE5
CPU0_TESTHI5
AD5
CPU0_TESTHI4
AA7
CPU0_TESTHI3
Y6
CPU0_TESTHI2
W8
CPU0_TESTHI1
W7
CPU0_TESTHI0
W6
Y28
Y27
Y3
AD1
B1
AE30
R27
4.7K/6
I2C_BUS0_CLK
I2C_BUS0_DAT
Title
Size Document Number Rev
Date: Sheet of
V_CORE
CPU0_IERR_N [6,9]
ADS_N [7,11]
BINIT_N [7,11]
BNR_N [7,11]
CPU_BPM5_N [6,7]
CPU_BPM4_N [6,7]
CPU_BPM3_N [6,7]
CPU_BPM2_N [6,7]
CPU_BPM1_N [6,7]
CPU_BPM0_N [6,7]
ADSTB[0..1]
DSTBP[0..3]
DSTBN[0..3]
R19 49.9/6/1
R20 49.9/6/1
R21 51/6
R89 4.7K/6
CPU0_THERM_DC1 [40]
CPU0_THERM_DA1 [40]
TP18
TP20
TP21
TP372
FERR_N
PROC0_HOT_N
I CH3_CPUPWRGD
CPURST_N
GIGA-BYTE TECHNOLOGY CO., LTD.
CPU1 SIGNAL
1
R35 150/6/X
R36 150/6
R39 150/6/X
DBSY_N [7,11]
HDRDY_N [7,11]
HIT_N [7,11]
HITM_N [7,11]
HLOCK_N [7,11]
BERR_N [7,11]
ADSTB[0..1] [7,11]
DSTBP[0..3] [7,11]
DSTBN[0..3] [7,11]
CPU0_THRMTRIP_N [9]
PROC0_HOT_N [9]
CPU0_SKTOCC_N [48,51]
R22 49.9/6/1
R23 49.9/6/1
R24 49.9/6/1
R25 49.9/6/1
R28 49.9/6/1
R29 49.9/6/1
R30 49.9/6/1
V_CORE
R2
R3
200/6
56/6
GA-8IP533A
1
ITP_TDO_P0
ITP_TDI_P0
ITP_TRST_N
V_CORE
3VSB
R4
200/6
5 57T uesday, September 23, 2003
V_CORE
R5
51/6
1.0
![](/html/5f/5faf/5fafe2807c989a9f6c1839b19b2ef003142ccd01aae9f66221d27b8ee60d6025/bg6.png)
5
4
3
2
V_CORE
1
V_CORE
U1C
AD30
VCC1
AC31
VCC2
AC3
VCC3
AB30
D D
C C
B B
A A
AB2
AA31
AA1
M3
M1
L30
L28
L26
L24
K31
K29
K27
K25
K23
J30
J28
J26
J24
H31
H29
H27
H25
H23
G30
G28
G26
G24
G8
G6
G4
G2
F31
F29
F22
F16
F10
E30
E28
E26
E20
E12
D31
D29
D24
D18
D14
C30
C28
C22
C16
C10
B31
B29
B26
B20
B12
A30
A28
A24
A18
A14
L8
L6
L4
L2
K9
K7
K5
K3
K1
J8
J6
J4
J2
H9
H7
H5
H3
H1
F4
F1
E6
E2
D8
D1
C4
C2
B6
B4
A8
A2
VCC4
VCC5
VCC6
VCC7
VCC8
VCC9
VCC10
VCC11
VCC12
VCC13
VCC14
VCC15
VCC16
VCC17
VCC18
VCC19
VCC20
VCC21
VCC22
VCC23
VCC24
VCC25
VCC26
VCC27
VCC28
VCC29
VCC30
VCC31
VCC32
VCC33
VCC34
VCC35
VCC36
VCC37
VCC38
VCC39
VCC40
VCC41
VCC42
VCC43
VCC44
VCC45
VCC46
VCC47
VCC48
VCC49
VCC50
VCC51
VCC52
VCC53
VCC54
VCC55
VCC56
VCC57
VCC58
VCC59
VCC60
VCC61
VCC62
VCC63
VCC64
VCC65
VCC66
VCC67
VCC68
VCC69
VCC70
VCC71
VCC72
VCC73
VCC74
VCC75
VCC76
VCC77
VCC78
VCC79
VCC80
VCC81
VCC82
VCC83
VCC84
VCC85
VCC86
VCC87
VCC88
VCC89
VCC90
VCC91
VCC92
VCC93
VCC94
VCC95
SOCKET-604
Socket 604
Part 3
5
VCC96
VCC97
VCC98
VCC99
VCC100
VCC101
VCC102
VCC103
VCC104
VCC105
VCC106
VCC107
VCC108
VCC109
VCC110
VCC111
VCC112
VCC113
VCC114
VCC115
VCC116
VCC117
VCC118
VCC119
VCC120
VCC121
VCC122
VCC123
VCC124
VCC125
VCC126
VCC127
VCC128
VCC129
VCC130
VCC131
VCC132
VCC133
VCC134
VCC135
VCC136
VCC137
VCC138
VCC139
VCC140
VCC141
VCC142
VCC143
VCC144
VCC145
VCC146
VCC147
VCC148
VCC149
VCC150
VCC151
VCC152
VCC153
VCC154
VCC155
VCC156
VCC157
VCC158
VCC159
VCC160
VCC161
VCC162
VCC163
VCC164
VCC165
VCC166
VCC167
VCC168
VCC169
VCC170
VCC171
VCC172
VCC173
VCC174
VCC175
VCC176
VCC177
VCC178
VCC179
VCC180
VCC181
VCC182
VCC183
VCC184
VCC185
VCC186
VCC187
VCC188
VCC189
VCC190
AE3
Y2
AD2
AE24
AE18
AE14
AE8
AD26
AD20
AD12
AD6
AC22
AC16
AC10
AC4
AB24
AB18
AB14
AB8
AA26
AA20
AA12
AA6
AA4
Y30
Y22
Y16
Y10
W31
W29
W27
W25
W1
V30
V28
V26
V24
V8
V6
V4
V2
U31
U29
U27
U25
U23
U9
U7
U5
U3
U1
T30
T28
T26
T24
T8
T6
T4
T2
R31
R29
R27
R25
R23
R9
R7
R5
R3
R1
P30
P28
P26
P24
P8
P6
P4
P2
N31
N29
N27
N25
N23
N9
N7
N5
N3
N1
M31
M29
M27
M25
M23
M9
M7
M5
V_CORE
R1684
0/6/X
NC FOR NOCONA
49.9 ohm
FOR
NOCONA
R1685
49.9/6/1
R42
U1D
M30
VSS1
M28
VSS2
M26
VSS3
M24
VSS4
M8
M6
M4
M2
L31
L29
L27
L25
L23
L9
L7
L5
L3
L1
K30
K28
K26
K24
K8
K6
K4
K2
J31
J29
J27
J25
J23
J9
J7
J5
J3
J1
H30
H28
H26
H24
H8
H6
H4
H2
G31
G29
G27
G25
G9
G7
G5
G3
G1
F30
F28
F25
F19
F13
F7
F2
E31
E29
E23
E17
E15
E9
E1
D30
D28
D27
D21
D11
D5
D2
C31
C29
C25
C19
C13
C7
C1
B30
B28
B23
B17
B15
B9
B2
A31
A29
A27
A21
A11
A5
4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34
VSS35
VSS36
VSS37
VSS38
VSS39
VSS40
VSS41
VSS42
VSS43
VSS44
VSS45
VSS46
VSS47
VSS48
VSS49
VSS50
VSS51
VSS52
VSS53
VSS54
VSS55
VSS56
VSS57
VSS58
VSS59
VSS60
VSS61
VSS62
VSS63
VSS64
VSS65
VSS66
VSS67
VSS68
VSS69
VSS70
VSS71
VSS72
VSS73
VSS74
VSS75
VSS76
VSS77
VSS78
VSS79
VSS80
VSS81
VSS82
VSS83
VSS84
VSS85
VSS86
VSS87
VSS88
VSS89
VSS90
VSS91
VSS92
VSS93
VSS94
SOCKET-604
Socket 604
Part 4
G7 : BOOT_SELECT
C1 : TESTLOW
VSS95
VSS96
VSS97
VSS98
VSS99
VSS100
VSS101
VSS102
VSS103
VSS104
VSS105
VSS106
VSS107
VSS108
VSS109
VSS110
VSS111
VSS112
VSS113
VSS114
VSS115
VSS116
VSS117
VSS118
VSS119
VSS120
VSS121
VSS122
VSS123
VSS124
VSS125
VSS126
VSS127
VSS128
VSS129
VSS130
VSS131
VSS132
VSS133
VSS134
VSS135
VSS136
VSS137
VSS138
VSS139
VSS140
VSS141
VSS142
VSS143
VSS144
VSS145
VSS146
VSS147
VSS148
VSS149
VSS150
VSS151
VSS152
VSS153
VSS154
VSS155
VSS156
VSS157
VSS158
VSS159
VSS160
VSS161
VSS162
VSS163
VSS164
VSS165
VSS166
VSS167
VSS168
VSS169
VSS170
VSS171
VSS172
VSS173
VSS174
VSS175
VSS176
VSS177
VSS178
VSS179
VSS180
VSS181
VSS182
VSS183
VSS184
VSS185
VSS186
VSS187
VSS188
VSS189
AE2
AD3
AE27
AE21
AE11
AD31
AD23
AD17
AD15
AD9
AC30
AC25
AC19
AC13
AC7
AC2
AB31
AB27
AB21
AB11
AB5
AB1
AA30
AA23
AA17
AA15
AA9
AA2
Y31
Y25
Y19
Y13
Y7
Y5
Y1
W30
W28
W26
W24
W4
W2
V31
V29
V27
V25
V23
V9
V7
V5
V3
V1
U30
U28
U26
U24
U8
U6
U4
U2
T31
T29
T27
T25
T23
T9
T7
T5
T3
T1
R30
R28
R26
R24
R8
R6
R4
R2
P31
P29
P27
P25
P23
P9
P7
P5
P3
P1
N30
N28
N26
N24
N8
N6
N4
N2
3
V_CORE
R1682
0/6/X
R1683
0/6
AC30 : SLEW_CTRL
FOR NOCONA
ICH3_A20M_N[5,7,36]
ICH3_IGNNE_N[5,7,36]
ICH3_LINT0_INTR[5,7,36]
CPU_LINT1_NMI[5,7]
ICH3_CPUSLP_N[5,7,36]
CPU0_IERR_N[5,9]
ICH3_LINT1_NMI[36]
ICH3_SMI_N[9,36]
STPCLK_N[5,7]
ICH3_STPCLK_N[36]
ICH3_INIT_N[5,7,36,37]
RP1
7
5
3
1
8P4R-51
2
1
3
5
7
9
11
13
15
17
19
21
23
25 26
H2X13/PTH2.0/X
8
6
4
2
CPU_BPM0_N[5,7]
CPU_BPM1_N[5,7]
CPU_BPM2_N[5,7]
CPU_BPM3_N[5,7]
CPU_BPM5_N[5,7]
CPURST_N[5,7,11] ITP_TCK_P [5,7]
ITP_TCK_P[5,7]
ITP_BCLK0[46]
ITP_BCLK1[46]
CPU_BPM0_N
CPU_BPM1_N
CPU_BPM2_N
CPU_BPM3_N
CPU_BPM4_N
CPU_BPM5_N
CPU_BPM5_N
CPU_BPM4_N
CPU_BPM3_N
CPU_BPM2_N
CPU_BPM1_N
CPU_BPM0_N
ITP_TDO_P1
ITP_TMS_P
R1307 51/6
R1308 51/6
R87 75/6
R33 51/6
R41
200/6
R1286 0/6
ICH3_SMI_N
STPCLK_N
ICH3_STPCLK_N
ICH3_INIT_N
Should be close to CPU1
V_CORE
ITP
2
4
6
8
10
12
14
16
18
20
22
24
V_CORE
R43
200/6
200/6
R50 0/6
R51 0/6
R1296
1.5K/6/1
ITP_TMS_P
STPPWR
R1297
27.4/6/1
Title
Size Document Number Rev
Date: Sheet of
R45
200/6
V_CORE
R48
200/6
ITP_TDO_P1 [7]
ITP_TDO_P1
R46
470/6/X
R49
200/6
JP11
1
2
3
H1X3/X
1-2 = P1 Only
2-3 = P1+P2
R44
200/6
R47
200/6
DRB_RESET_N [48]
ITP_TDI_P0 [5]
ITP_TMS_P [5,7]CPU_BPM4_N[5,7]
ITP_TRST_N [5,7]
ITP_TDO_P0[5]
ITP_TDI_P1[7]
GIGA-BYTE TECHNOLOGY CO., LTD.
CPU1 POWER AND GND
GA-8IP533A
6 57T uesday, September 23, 2003
1
1.0
![](/html/5f/5faf/5fafe2807c989a9f6c1839b19b2ef003142ccd01aae9f66221d27b8ee60d6025/bg7.png)
5
PROCESSOR2 FC-mPGA604
4
3
V_CORE
2
V_CORE
1
("Middle"
Processor)
BINIT_N
BNR_N
BERR_N
HITM_N
HIT_N
HA[3..35] [5,11]
-HREQ[0..4] [5,11]
DBI[0..3] [5,11]
DP[0..3] [5,11]
AP1_N [5,11]
AP0_N [5,11]
P1_FORCEPR_N [9]
V_CORE
CLOSE TO CPU0
R1735
49.9/6/1
P1_FORCEPR_N
V_CORE
L3
4.7U/8
L4
4.7U/8
BPRI_N[5,11]
BREQ2_3_N[5]
CPU0_BREQ0[9]
CPU1_BREQ0[9]
DEFER_N[5,11]
VCC3
CPU1_604_PRT#[37]
CPURST_N[5,6,11]
RSP_N[5,11]
HTRDY_N[5,11]
ICH3_A20M_N[5,6,36]
ICH3_IGNNE_N[5,6,36]
ICH3_INIT_N[5,6,36,37]
CPU_LINT1_NMI[5,6]
ICH3_LINT0_INTR[5,6,36]
I CH3_CPUPWRGD[5,36]
CPU1_SMI_N[9]
ICH3_CPUSLP_N[5,6,36]
STPCLK_N[5,6]
CPU1_BCLK0[46]
CPU1_BCLK1[46]
ITP_TCK_P[5,6]
ITP_TDI_P1[6]
ITP_TMS_P[5,6]
ITP_TRST_N[5,6]
ITP_TDO_P1[6]
I2C_BUS0_CLK
I2C_BUS0_DAT
CPU_SMBUS_WP
CPU_SMBALERT_N
3
FERR_N[5,36]
R1392
1K/6
V_CORE
RS[0..2][5,11]
I2C_BUS0_CLK[5,35,39]
I2C_BUS0_DAT[5,35,39]
CPU_SMBUS_WP[5]
CPU_SMBALERT_N[5,35,37]
CPU1_BSEL1[48]
CPU1_BSEL0[48]
CPU1_VID[0..4][48,49]
C9
10U/12
C10
10U/12
CPU1_VCCA
C1588
22U/12
CPU1_VSSA
C1589
22U/12
CPU1_VCCIOPLL
21
21
HD[0..63][5,11]
HD63
TP24
TP26
TP28
TP32
TP34
1K/6/X
R62
R67 1K/6/X
1K/6/X
R63
R68 1K/6/X
5
HD62
HD61
HD60
HD59
HD58
HD57
HD56
HD55
HD54
HD53
HD52
HD51
HD50
HD49
HD48
HD47
HD46
HD45
HD44
HD43
HD42
HD41
HD40
HD39
HD38
HD37
HD36
HD35
HD34
HD33
HD32
HD31
HD30
HD29
HD28
HD27
HD26
HD25
HD24
HD23
HD22
HD21
HD20
HD19
HD18
HD17
HD16
HD15
HD14
HD13
HD12
HD11
HD10
HD9
HD8
HD7
HD6
HD5
HD4
HD3
HD2
HD1
HD0
D D
C C
B B
THE PIN
C5 IS
VCCVIDLB
FOR
NOCONA
CPU.
VCC3
1K/6
1K/6/X
1K/6/X
R60
R61
R59
A A
R65 1K/6/X
R64 1K/6
R66 1K/6/X
U2A
AB6 C8
D63 A35
Y9
D62
AA8
D61
AC5
D60
D59
D58
D57
D56
D55
D54
D53
D52
D51
D50
D49
D48
D47
D46
D45
D44
D43
D42
D41
D40
D39
D38
D37
D36
D35
D34
D33
D32
D31
D30
D29
D28
D27
D26
D25
D24
D23
D22
D21
D20
D19
D18
D17
D16
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
RSVD1
RSVD2
RSVD3
RSVD4
RSVD5
RSVD6
SOCKET-604
Socket 604
Part 1
V_CORE
R1687
R1688
40.2/6/1
40.2/6/1
C1591
C1590
47P/6
47P/6
40.2/6/1
AC6
AE7
AD7
AC8
AB10
AA10
AA11
AB13
AB12
AC14
AA14
AA13
AC9
AD8
AD10
AE9
AC11
AE10
AC12
AD11
AD14
AD13
AB15
AD18
AE13
AC17
AA16
AB16
AB17
AD19
AD21
AE20
AE22
AC21
AC20
AA18
AC23
AE23
AD24
AC24
AE25
AD25
AC26
AE26
AA19
AB19
AB22
AB20
AA21
AA22
AB23
AB25
AB26
AA24
Y23
AD27
AA25
Y24
AA27
Y26
AC1
W3
D25
C5
A26
A16
CPU1-SM_EP_A2
CPU1-SM_EP_A1
CPU1-SM_EP_A0
CPU1-SM_TS_A1
CPU1-SM_TS_A0
HA35
HA34
C9
A34
HA33
A7
A33
HA32
A6
A32
HA31
B7
A31
HA30
C11
A30
HA29
D12
A29
HA28
E13
A28
HA27
B8
A27
HA26
A9
A26
HA25
D13
A25
HA24
E14
A24
HA23
C12
A23
HA22
B11
A22
HA21
B10
A21
HA20
A10
A20
HA19
F15
A19
HA18
D15
A18
HA17
D16
A17
HA16
C14
A16
HA15
C15
A15
HA14
A12
A14
HA13
B13
A13
HA12
B14
A12
HA11
B16
A11
HA10
A13
A10
HA9
D17
A9
HA8
C17
A8
HA7
A19
A7
HA6
C18
A6
HA5
B18
A5
HA4
A20
A4
HA3
A22
A3
-HREQ4
B22
BREQ4#
BREQ3#
BREQ2#
BREQ1#
BREQ0#
DBI3#
DBI2#
DBI1#
DBI0#
RSVD7
RSVD8
RSVD9
RSVD10
-HREQ3
C20
-HREQ2
C21
-HREQ1
B21
-HREQ0
B19
DBI3
AB9
DBI2
AE12
DBI1
AD22
DBI0
AC27
DP3
AE17
DP3#
DP2#
DP1#
DP0#
AP1#
AP0#
DP2
AC15
DP1
AE19
DP0
AC18
AP1_N
D9
AP0_N
E10
P1_FORCEPR_N
A15
CPU1_VCCVIDCPU1_VCCVID
A4
A1
AE16
THE PIN A15 IS FORCEPR# FOR NOCONA CPU.
THE PIN A4 IS VCCVID FOR NOCONA CPU.
TP40
TP25
FOR NOCONA
R1689
R1690
R1691
40.2/6/1
40.2/6/1
C1592
C1593
47P/6
C1594
47P/6
4
47P/6
CPU0_BREQ0
CPU1_BREQ0
3VSB
R1393
1K/6
R80
51/6/1
R82
86.6/6/1
R52
49.9/6/1
BPRI_N
BREQ2_3_N
DEFER_N
CPURST_N
RS2RS[0..2]
RS1
RS0
RSP_N
HTRDY_N
ICH3_A20M_N
ICH3_IGNNE_N
ICH3_INIT_N
FERR_N
CPU_LINT1_NMI
ICH3_LINT0_INTR
I CH3_CPUPWRGD
CPU1_SMI_N
ICH3_CPUSLP_N
STPCLK_N
CPU1_BCLK0
CPU1_BCLK1
ITP_TCK_P
ITP_TDI_P1
ITP_TMS_P
ITP_TRST_N
ITP_TDO_P1
CPU1-SM_EP_A2
CPU1-SM_EP_A1
CPU1-SM_EP_A0
CPU1-SM_TS_A1
CPU1-SM_TS_A0
R1773 47/6
CPU1_VCCA
CPU1_VCCIOPLL
TP22
CPU1_VID4
CPU1_VID3
CPU1_VID2
CPU1_VID1
CPU1_VID0
CPU1_VSSA
TP23
TP27
R1394
10K/6
VCC3
C15
C14
220P/6
1U/6
U2B
D23
BPRI#
D10
BR3#
E11
BR2#
F12
BR1#
D20
BR0#
C23
DEFER#
Y8
RESET#
F21
RS2#
D22
RS1#
E21
RS0#
C6
RSP#
E19
TRDY#
F27
A20M#
C26
IGNNE
D6
INIT
E27
FERR#
G23
LINT1
B24
LINT0
AB7
PWRGOOD
C27
SMI#
AE6
SLP#
D4
STPCLK#
Y4
BCLK0
W5
BCLK1
E24
TCK
C24
TDI
A25
TMS
F24
TRST#
E25
TDO
AB28
SM_EP_A2
AB29
SM_EP_A1
AA29
SM_EP_A0
Y29
SM_TS_A1
AA28
SM_TS_A0
AC28
SM_CLK
AC29
SM_DAT
AD29
SM_WP
AD28
SM_ALERT#
AE28
SM_VCC0
AE29
SM_VCC1
AB4
VCCA
AD4
VCCIOPLL
B27
VCC_SENSE
AB3
BSEL1
AA3
BSEL0
B3
VID4
C3
VID3
D3
VID2
E3
VID1
F3
VID0
AA5
VSSA
D26
VSS_SENSE
AE15
RSVD11
AE4
SMB_PRT
SOCKET-604
CPU1_GTL_VREF2
C16
220P/6
Socket 604
Part 2
V_CORE
R79
51/6/1
C11
R81
1U/6
86.6/6/1
2
IERR#
ADS#
BINIT#
BNR#
BPM5#
BPM4#
BPM3#
BPM2#
BPM1#
BPM0#
DBSY#
DRDY#
HIT#
HITM#
LOCK#
MCERR#
ADSTB1#
ADSTB0#
DSTBP3#
DSTBP2#
DSTBP1#
DSTBP0#
DSTBN3#
DSTBN2#
DSTBN1#
DSTBN0#
THERMTRIP#
PROCHOT#
COMP1
COMP0
GTLREF3
GTLREF2
GTLREF1
GTLREF0
ODTEN
SKTOCC#
TESTHI6
TESTHI5
TESTHI4
TESTHI3
TESTHI2
TESTHI1
TESTHI0
RSVD15
RSVD16
RSVD17
RSVD18
RSVD19
RSVD20
NOCONA
86.6 ohn 1%
R81 100 ohn 1%
86.6 ohn 1%
R82 100 ohn 1%
CPU1_GTL_VREF1
C12
C13
220P/6
220P/6
R53
470/6
CPU1_IERR_N
E5
ADS_N
D19
BINIT_N
F11
BNR_N
F20
CPU_BPM5_N
E4
CPU_BPM4_N
E8
CPU_BPM3_N
F5
CPU_BPM2_N
E7
CPU_BPM1_N
F8
CPU_BPM0_N
F6
DBSY_N
F18
HDRDY_N
E18
HIT_N
E22
HITM_N
A23
HLOCK_N
A17
BERR_N
D7
ADSTB1
F14
ADSTB0
F17
DSTBP3
Y11
DSTBP2
Y14
DSTBP1
Y17
DSTBP0
Y20
DSTBN3
Y12
DSTBN2
Y15
DSTBN1
Y18
DSTBN0
Y21
CPU1_THRMTRIP_N
F26
PROC1_HOT_N
B25
CPU1_COMP1
E16
CPU1_COMP0
AD16
CPU1_GTL_VREF2
F9
F23
CPU1_GTL_VREF1
W9
W23
CPU1_ODTEN
B5
CPU1_SKTOCC_N
A3
CPU1_TESTHI6
AE5
CPU1_TESTHI5
AD5
CPU1_TESTHI4
AA7
CPU1_TESTHI3
Y6
CPU1_TESTHI2
W8
CPU1_TESTHI1
W7
CPU1_TESTHI0
W6
Y28
Y27
Y3
AD1
B1
AE30
CPU1_THERM_DC1 [40]
CPU1_THERM_DA1 [40]
TP39
TP41
TP42
TP373
PRESTONIA
Title
Size Document Number Rev
Date: Sheet of
CPU1_IERR_N [9]
ADS_N [5,11]
BINIT_N [5,11]
BNR_N [5,11]
CPU_BPM5_N [5,6]
CPU_BPM4_N [5,6]
CPU_BPM3_N [5,6]
CPU_BPM2_N [5,6]
CPU_BPM1_N [5,6]
CPU_BPM0_N [5,6]
DBSY_N [5,11]
HDRDY_N [5,11]
HIT_N [5,11]
HITM_N [5,11]
HLOCK_N [5,11]
BERR_N [5,11]
ADSTB[0..1]
DSTBP[0..3]
DSTBN[0..3]
CPU1_THRMTRIP_N [9]
PROC1_HOT_N [9]
R69 49.9/6/1
R70 49.9/6/1
R71 49.9/6/1
R90 4.7K/6
R72 49.9/6/1
R73 49.9/6/1
R74 49.9/6/1
R75 49.9/6/1
R76 49.9/6/1
R77 49.9/6/1
R78 49.9/6/1
V_CORE
R83
40.2/6/1/X
ADSTB[0..1] [5,11]
DSTBP[0..3] [5,11]
DSTBN[0..3] [5,11]
R84
40.2/6/1/X
R86
680/6
CPU1_SKTOCC_N [48,51]
3VSB
R85
75/6
GIGA-BYTE TECHNOLOGY CO., LTD.
CUP2 SIGNAL
GA-8IP533A
1
ITP_TRST_N
V_CORE
R1914
56/6
PROC1_HOT_N
ITP_TDI_P1
ITP_TCK_P
ITP_TMS_P
7 57T uesday, September 23, 2003
1.0
![](/html/5f/5faf/5fafe2807c989a9f6c1839b19b2ef003142ccd01aae9f66221d27b8ee60d6025/bg8.png)
5
V_COREV_CORE
U2C
AD30
VCC1
D D
C C
B B
A A
AC31
AC3
AB30
AB2
AA31
AA1
M3
M1
L30
L28
L26
L24
K31
K29
K27
K25
K23
J30
J28
J26
J24
H31
H29
H27
H25
H23
G30
G28
G26
G24
G8
G6
G4
G2
F31
F29
F22
F16
F10
E30
E28
E26
E20
E12
D31
D29
D24
D18
D14
C30
C28
C22
C16
C10
B31
B29
B26
B20
B12
A30
A28
A24
A18
A14
L8
L6
L4
L2
K9
K7
K5
K3
K1
J8
J6
J4
J2
H9
H7
H5
H3
H1
F4
F1
E6
E2
D8
D1
C4
C2
B6
B4
A8
A2
VCC2
VCC3
VCC4
VCC5
VCC6
VCC7
VCC8
VCC9
VCC10
VCC11
VCC12
VCC13
VCC14
VCC15
VCC16
VCC17
VCC18
VCC19
VCC20
VCC21
VCC22
VCC23
VCC24
VCC25
VCC26
VCC27
VCC28
VCC29
VCC30
VCC31
VCC32
VCC33
VCC34
VCC35
VCC36
VCC37
VCC38
VCC39
VCC40
VCC41
VCC42
VCC43
VCC44
VCC45
VCC46
VCC47
VCC48
VCC49
VCC50
VCC51
VCC52
VCC53
VCC54
VCC55
VCC56
VCC57
VCC58
VCC59
VCC60
VCC61
VCC62
VCC63
VCC64
VCC65
VCC66
VCC67
VCC68
VCC69
VCC70
VCC71
VCC72
VCC73
VCC74
VCC75
VCC76
VCC77
VCC78
VCC79
VCC80
VCC81
VCC82
VCC83
VCC84
VCC85
VCC86
VCC87
VCC88
VCC89
VCC90
VCC91
VCC92
VCC93
VCC94
VCC95
SOCKET-604
Socket 604
Part 3
5
VCC96
VCC97
VCC98
VCC99
VCC100
VCC101
VCC102
VCC103
VCC104
VCC105
VCC106
VCC107
VCC108
VCC109
VCC110
VCC111
VCC112
VCC113
VCC114
VCC115
VCC116
VCC117
VCC118
VCC119
VCC120
VCC121
VCC122
VCC123
VCC124
VCC125
VCC126
VCC127
VCC128
VCC129
VCC130
VCC131
VCC132
VCC133
VCC134
VCC135
VCC136
VCC137
VCC138
VCC139
VCC140
VCC141
VCC142
VCC143
VCC144
VCC145
VCC146
VCC147
VCC148
VCC149
VCC150
VCC151
VCC152
VCC153
VCC154
VCC155
VCC156
VCC157
VCC158
VCC159
VCC160
VCC161
VCC162
VCC163
VCC164
VCC165
VCC166
VCC167
VCC168
VCC169
VCC170
VCC171
VCC172
VCC173
VCC174
VCC175
VCC176
VCC177
VCC178
VCC179
VCC180
VCC181
VCC182
VCC183
VCC184
VCC185
VCC186
VCC187
VCC188
VCC189
VCC190
AE3
Y2
AD2
AE24
AE18
AE14
AE8
AD26
AD20
AD12
AD6
AC22
AC16
AC10
AC4
AB24
AB18
AB14
AB8
AA26
AA20
AA12
AA6
AA4
Y30
Y22
Y16
Y10
W31
W29
W27
W25
W1
V30
V28
V26
V24
V8
V6
V4
V2
U31
U29
U27
U25
U23
U9
U7
U5
U3
U1
T30
T28
T26
T24
T8
T6
T4
T2
R31
R29
R27
R25
R23
R9
R7
R5
R3
R1
P30
P28
P26
P24
P8
P6
P4
P2
N31
N29
N27
N25
N23
N9
N7
N5
N3
N1
M31
M29
M27
M25
M23
M9
M7
M5
NC FOR NOCONA
49.9 ohm
FOR
NOCONA
R1693
0/6/X
R1694
49.9/6/1
4
U2D
M30
VSS1
M28
VSS2
M26
VSS3
M24
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34
VSS35
VSS36
VSS37
VSS38
VSS39
VSS40
VSS41
VSS42
VSS43
VSS44
VSS45
VSS46
VSS47
VSS48
VSS49
VSS50
VSS51
VSS52
VSS53
VSS54
VSS55
VSS56
VSS57
VSS58
VSS59
VSS60
VSS61
VSS62
VSS63
VSS64
VSS65
VSS66
VSS67
VSS68
VSS69
VSS70
VSS71
VSS72
VSS73
VSS74
VSS75
VSS76
VSS77
VSS78
VSS79
VSS80
VSS81
VSS82
VSS83
VSS84
VSS85
VSS86
VSS87
VSS88
VSS89
VSS90
VSS91
VSS92
VSS93
VSS94
SOCKET-604
Socket 604
Part 4
G7 : BOOT_SELECT
C1 : TESTLOW
M8
M6
M4
M2
L31
L29
L27
L25
L23
L9
L7
L5
L3
L1
K30
K28
K26
K24
K8
K6
K4
K2
J31
J29
J27
J25
J23
J9
J7
J5
J3
J1
H30
H28
H26
H24
H8
H6
H4
H2
G31
G29
G27
G25
G9
G7
G5
G3
G1
F30
F28
F25
F19
F13
F7
F2
E31
E29
E23
E17
E15
E9
E1
D30
D28
D27
D21
D11
D5
D2
C31
C29
C25
C19
C13
C7
C1
B30
B28
B23
B17
B15
B9
B2
A31
A29
A27
A21
A11
A5
4
VSS95
VSS96
VSS97
VSS98
VSS99
VSS100
VSS101
VSS102
VSS103
VSS104
VSS105
VSS106
VSS107
VSS108
VSS109
VSS110
VSS111
VSS112
VSS113
VSS114
VSS115
VSS116
VSS117
VSS118
VSS119
VSS120
VSS121
VSS122
VSS123
VSS124
VSS125
VSS126
VSS127
VSS128
VSS129
VSS130
VSS131
VSS132
VSS133
VSS134
VSS135
VSS136
VSS137
VSS138
VSS139
VSS140
VSS141
VSS142
VSS143
VSS144
VSS145
VSS146
VSS147
VSS148
VSS149
VSS150
VSS151
VSS152
VSS153
VSS154
VSS155
VSS156
VSS157
VSS158
VSS159
VSS160
VSS161
VSS162
VSS163
VSS164
VSS165
VSS166
VSS167
VSS168
VSS169
VSS170
VSS171
VSS172
VSS173
VSS174
VSS175
VSS176
VSS177
VSS178
VSS179
VSS180
VSS181
VSS182
VSS183
VSS184
VSS185
VSS186
VSS187
VSS188
VSS189
AE2
AD3
AE27
AE21
AE11
AD31
AD23
AD17
AD15
AD9
AC30
AC25
AC19
AC13
AC7
AC2
AB31
AB27
AB21
AB11
AB5
AB1
AA30
AA23
AA17
AA15
AA9
AA2
Y31
Y25
Y19
Y13
Y7
Y5
Y1
W30
W28
W26
W24
W4
W2
V31
V29
V27
V25
V23
V9
V7
V5
V3
V1
U30
U28
U26
U24
U8
U6
U4
U2
T31
T29
T27
T25
T23
T9
T7
T5
T3
T1
R30
R28
R26
R24
R8
R6
R4
R2
P31
P29
P27
P25
P23
P9
P7
P5
P3
P1
N30
N28
N26
N24
N8
N6
N4
N2
3
AC30 : SLEW_CTRL
FOR NOCONA
V_CORE
3
R1686
0/6/X
R1692
0/6
2
Title
Size Document Number Rev
2
Date: Sheet of
GIGA-BYTE TECHNOLOGY CO., LTD.
CPU2 POWER AND GND
1
GA-8IP533A
1
8 57T uesday, September 23, 2003
1.0
![](/html/5f/5faf/5fafe2807c989a9f6c1839b19b2ef003142ccd01aae9f66221d27b8ee60d6025/bg9.png)
5
15
14
13
12
11
10
VCC3
R1567
4.7K/6
2
VCC
CPU1_BOOT_N
CPU1_BREQ0_N
3
Q142
2N7002
1
MCH_BREQ0_N [11]MCH_BREQ0_N[11]
CPU0_BREQ0 [7]
CPU1_BREQ0 [7]
CPU REDUCTION
ICH3_SMI_N[6,36]
D D
C C
CPU1 BRQ0
CPU1 BRQ1
ICH3_SMI_N
CPU DISABLE BY ICH3
GPO20,GPO21(MAIN
POWER)
CPU0_BOOT_N[51]
CPU0_BREQ0_N[5]
CPU1_BREQ0_N[5]
CPU0_BREQ0_N
R1651
4.7K/6
CPU0_DISABLE_N[37]
CPU1_DISABLE_N[37]
VCC3
R1566
100/6
3
2
Q141
2N3904
1
CPU0_DISABLE_N
CPU1_DISABLE_N
U150
1 16
NC VCC
2
BE0#
BE3#
3
A0
4
B0
5
BE1#
BE2#
6
A1
7
B1
8 9
GND NC
PI5C3125Q (BUS SWITCH)
R1656 0/6
R1657 0/6
A3
B3
A2
B2
4
VCC3
3VSB
VCC
1
2
VCC
1
2
R1592
4.7K/6/X
CPU0_BOOT_N
R1723
10K/6
53
53
SN74AHC1G08/SOT23-5
SN74AHC1G08/SOT23-5
R1589
4.7K/6
VCC3
R1590
4.7K/6
VCC
R1591
4.7K/6
Q152
3
2N7002
2
CPU0_BOOT_N IS LOW,THEN BOOT FROM
CPU1,OTHERWISE BOOT FROM CPU2
1
CPU2 BRQ1
CPU2 BRQ0
3VSB
U135
U136
CPU0_SMI
4
CPU1_SMI
4
CPU0_BOOT_N [51]
CPU1_THRMTRIP_N[7]
CPU0_THRMTRIP_N[5]
3
V_CORE
R1571
R1568
4.7K/6
4.7K/6
3
1
3
1
R1179
1K/6
Q119
2N2222
R98
1K/6
Q5
2N2222
VCC3V_CORE
Q120
2N2222
Q6
2N2222
CPU1_SMI
CPU0_SMI
2
2
CPU1_SMI_N[7]
CPU0_SMI_N[5]
CPU1_SMI_N
CPU0_SMI_N
R1181
470/6
R1182
V_CORE VCC3
0/6
R91
470/6
R1184
0/6
R1183
470/6
R100
470/6
2
2
3
1
3
1
1
2
3
4
5
6
7 8
R1180
10K/6
C1652
1U/6
R99
10K/6
C1653
1U/6
U149
1A
1Y
2A
2Y
3A
3Y
GND 4Y
7407
R1300
1K/6
R1355
1K/6
VCC
R1302
1K/6
2
VCC
14
13
6A
12
6Y
11
5A
10
5Y
9
4A
3VSB
R1301
1K/6
U126A
VCC3
13
12
11
10
1
2
3
4
R1303
100/6
CLR
D
CLK
PRE
SN74AHC74
U126B
CLR
D
CLK
PRE
SN74AHC74
VDD
GND
VDD
GND
14
5
Q
6
Q
7
3VSB
14
9
Q
8
Q
7
3VSB
3VSB
14
U67B
4
5
1
2
3VSB
7
14
74LVC08/SO
7
6
74LVC08/SO
U67A
3
VCC3
1
IPMI_CPU1_THRMTRIP_N [42,48,51]
IPMI_CPU0_THRMTRIP_N [42,48,51]
R105
470/6
R1192
470/6
VCC3
R103
1K/6
3
2
2
2
Q7
2N2222
1
VCC3
R1188
R1189
1K/6
10K/6
3
2
Q121
2N2222
1
3
1
3
1
R104
10K/6
Q8
2N2222
Q122
2N2222
R1729
1K/6
R1731
1K/6
R1732
1K/6
R1730
1K/6
U155A
1
CLR
2
D
3
CLK
4
PRE
SN74AHC74
U155B
13
CLR
12
D
11
CLK
10
PRE
SN74AHC74
3VSB
R1733
1K/6
RESET CPU HOT CIRCUIT FROM
BMC (OD OUTPUT)
4
14
VDD
5
Q
6
Q
7
GND
14
VDD
9
Q
8
Q
7
GND
RESET_CPU_HOT_N
IPMI_PROC0_HOT_N
3VSB
IPMI_PROC1_HOT_N
RESET_CPU_HOT_N [51]
IPMI_PROC0_HOT_N [40]
3VSBV_CORE
R1737
R1736
IPMI_PROC1_HOT_N [40]
P0_FORCEPR_N[5] BMC_FORCEPR0_N [51]
P1_FORCEPR_N[7] BMC_FORCEPR1_N [51]
P1_FORCEPR_N BMC_FORCEPR1_N
3
470/6
R1739
0/6/X
V_CORE 3VSB
R1740
470/6
R1743
321
0/6/X
321
Q170
2N2222
Q171
2N2222
470/6
R1741
470/6
R1738
1K/6
BMC_FORCEPR0_NP0_FORCEPR_N
R1742
1K/6
R1304
10K/6
2
R1193
470/6
3
R1195
2
CPU0_IERR_N[5,6]
CPU1_IERR_N[7]
470/6
Q123
2N2222
1
R1196
470/6
3
R1198
2
Q125
2N2222
1
470/6
Title
Size Document Number Rev
Date: Sheet of
R1194
300/6
IPMI_IERR0_N [51]
3
2
Q124
2N2222
1
VCC3
R1197
300/6
IPMI_IERR1_N [51]
3
2
Q126
2N2222
1
GIGA-BYTE TECHNOLOGY CO., LTD.
LEVEL SHIFT
GA-8IP533A
1
9 57Tuesday, September 23, 2003
1.0
D
X
LQ0L
X
Q
R1186
0/6
R1191
0/6
5
V_CORE
V_CORE
R1673
470/6
R1190
470/6
74AHC74 FUNCTION TABLE
B B
PROC0_HOT_N[5]
A A
CLK
CLR#
PRE#
H
L
H
H
H
L H
X
H
PROC1_HOT_N[7]
![](/html/5f/5faf/5fafe2807c989a9f6c1839b19b2ef003142ccd01aae9f66221d27b8ee60d6025/bga.png)
5
V_CORE
C17
C18
100U/1210
D D
V_CORE
100U/1210
C19
100U/1210
C20
1U/8
C21
1U/8
C22
1U/8
C23
1U/8
C24
1U/8
C1535
100U/1210
4
PROCESSOR 1
C1536
C1537
100U/1210
100U/1210
C1538
100U/1210
C1541
100U/1210
3
Place on CPU0 Address Side
V_CORE
C51
1U/6
C52
1U/6
C53
1U/6
C54
1U/6
V_CORE
2
C35
0.1U/6
C26
22U/12
C36
0.1U/6
C27
22U/12
C37
0.1U/6
C28
22U/12
C38
0.1U/6
C39
0.1U/6
C30
100U/1210
C40
0.1U/6
1
C31
100U/1210
C41
0.1U/6
C32
100U/1210
C42
0.1U/6
C33
100U/1210
C43
0.1U/6
C34
100U/1210
C44
0.1U/6
EC7
EC2
1500U/2.5V
SBC1
100U/1210
EC3
1500U/2.5V
SBC2
100U/1210
EC1
1500U/2.5V
V_CORE
C C
EC4
1500U/2.5V
SBC3
100U/1210
EC5
1500U/2.5V
SBC4
100U/1210
EC6
1500U/2.5V
SBC5
100U/1210
1500U/2.5V
SBC6
100U/1210
EC101
1500U/2.5V
SBC7
100U/1210
EC102
1500U/2.5V
EC103
1500U/2.5V
EC104
1500U/2.5V
100U/1210
C1420
V_CORE
C1421
100U/1210
C45
1U/6
C46
1U/6
C1423
100U/1210
Place on CPU0 Data Side
C1497
100U/1210
100U/1210
V_CORE
C75
V_CORE
100U/1210
C1504
1U/8
EC11
1500U/2.5V
B B
V_CORE
V_CORE
A A
C1501
SBC9
100U/1210
C1505
100U/1210
C1502
C1503
100U/1210
100U/1210
C1417
100U/1210
PROCESSOR 2
C78
C77
C76
1U/8
EC12
1500U/2.5V
SBC10
100U/1210
1U/8
EC14
1500U/2.5V
SBC11
100U/1210
C1453
100U/1210
100U/1210
EC16
1500U/2.5V
SBC12
100U/1210
C1457
100U/1210
C79
100U/1210
EC17
1500U/2.5V
100U/1210
SBC8
100U/1210
C80
100U/1210
SBC13
100U/1210
C1458
SBC52
22U/12
C81
100U/1210
EC105
1500U/2.5V
SBC14
100U/1210
C1462
100U/1210
SBC53
22U/12
C82
1U/8
SBC15
100U/1210
SBC16
100U/1210
SBC99
100U/1210
SBC74
22U/1206
SBC100
100U/1210
SBC75
22U/1206
SBC101
100U/1210
V_CORE
SBC102
SBC103
100U/1210
100U/1210
Place on CPU1 Address Side
V_CORE
Place on CPU1 Data Side
C103
C104
1U/6
C105
1U/6
1U/6
GALLATIN/PRESTONIA PROCESSOR 0/1 DECOUPLING
5
4
3
C47
1U/6
SBC104
100U/1210
C106
1U/6
C1424
100U/1210
C48
1U/6
C1419
100U/1210
C109
1U/6
C107
1U/6
C49
1U/6
C110
1U/6
V_CORE
C108
1U/6
C50
1U/6
C111
1U/6
C112
1U/6
V_CORE
SBC92
100U/1210
V_CORE
V_CORE
SBC93
100U/1210
SBC32
0.1U/6
SBC42
0.1U/6
SBC54
0.1U/6
SBC64
0.1U/6
SBC94
100U/1210
SBC33
0.1U/6
SBC43
0.1U/6
C83
22U/12
C93
0.1U/6
SBC55
0.1U/6
SBC65
0.1U/6
2
BACKSIDE CAPS
SBC34
0.1U/6
SBC44
0.1U/6
C84
22U/12
C94
0.1U/6
SBC56
0.1U/6
SBC66
0.1U/6
SBC95
SBC96
100U/1210
100U/1210
SBC36
SBC35
0.1U/6
SBC45
0.1U/6
C85
22U/12
C95
0.1U/6
SBC57
0.1U/6
SBC67
0.1U/6
SBC37
0.1U/6
0.1U/6
SBC46
SBC47
0.1U/6
0.1U/6
C87
C86
22U/12
22U/12
C97
C96
0.1U/6
0.1U/6
SBC59
SBC58
0.1U/6
0.1U/6
SBC68
SBC69
0.1U/6
0.1U/6
Title
Size Document Number Rev
Date: Sheet of
GIGA-BYTE TECHNOLOGY CO., LTD.
CPU DECOUPLING
SBC38
0.1U/6
SBC48
0.1U/6
C88
22U/12
C98
0.1U/6
SBC60
0.1U/6
SBC70
0.1U/6
SBC39
0.1U/6
SBC49
0.1U/6
C89
22U/12
C100
C99
0.1U/6
0.1U/6
SBC61
0.1U/6
SBC71
0.1U/6
GA-8IP533A
1
SBC40
0.1U/6
SBC50
0.1U/6
SBC62
0.1U/6
SBC72
0.1U/6
C101
0.1U/6
10 57T uesday, September 23, 2003
SBC41
0.1U/6
SBC51
0.1U/6
SBC63
0.1U/6
SBC73
0.1U/6
C102
0.1U/6
1.0
![](/html/5f/5faf/5fafe2807c989a9f6c1839b19b2ef003142ccd01aae9f66221d27b8ee60d6025/bgb.png)
5
H_CLKINN[46]
H_CLKINP[46]
R110 24.9/6/1
DSTBP[0..3][5,7]
DSTBN[0..3][5,7]
RSP_N[5,7]
RS[0..2][5,7]
ADSTB[0..1][5,7]
HYSWING
C150
0.01U/6
HA[3..35][5,7]
DBI[0..3][5,7]
DP[0..3][5,7]
R111 24.9/6/1
DSTBP[0..3]
DSTBN[0..3]
RS[0..2]
ADSTB[0..1]
HA[3..35]
DBI[0..3]
DP[0..3]
BINIT_N[5,7]
ICH3_PWROK[31,38,48]
HDRDY_N[5,7]
DEFER_N[5,7]
DBSY_N[5,7]
CPURST_N[5,6,7]
MCH_BREQ0_N[9]
BPRI_N[5,7]
BNR_N[5,7]
BERR_N[5,7]
AP0_N[5,7]
AP1_N[5,7]
ADS_N[5,7]
R131
301/6/1
R133
150/6/1
5
D D
C C
B B
A A
H_CLKINN
H_CLKINP
HYCOMP
HXCOMP
HYSWING
HXSWING
DSTBP0
DSTBP1
DSTBP2
DSTBP3
DSTBN0
DSTBN1
DSTBN2
DSTBN3
RSP_N
RS0
RS1
RS2
ADSTB0
ADSTB1
HA3
HA4
HA5
HA6
HA7
HA8
HA9
HA10
HA11
HA12
HA13
HA14
HA15
HA16
HA17
HA18
HA19
HA20
HA21
HA22
HA23
HA24
HA25
HA26
HA27
HA28
HA29
HA30
HA31
HA32
HA33
HA34
HA35
DBI0
DBI1
DBI2
DBI3
DP0
DP1
DP2
DP3
BINIT_N
ICH3_PWROK
HDRDY_N
DEFER_N
DBSY_N
CPURST_N
BPRI_N
BNR_N
BERR_N
AP0_N
AP1_N
ADS_N
HXSWING
C151
0.01U/6
R108
4.7K/6/1
V_COREV_CORE
VCC3
U3A
C29 AB2
XORMODE_N HREQ0_N
U3
H_CLKINN
T2
H_CLKINP
G5
HYRCOMP
V4
HXRCOMP
K5
HYSWING
V8
HXSWING
B8
HDSTBP0_N
H6
HDSTBP1_N
J4
HDSTBP2_N
P3
HDSTBP3_N
B6
HDSTBN0_N
K6
HDSTBN1_N
J2
HDSTBN2_N
R4
HDSTBN3_N
AK4
RSP_N
V2
RS0_N
V5
RS1_N
U4
RS2_N
AE1
HADSTB0_N
AD7
HADSTB1_N
AA8
HA3_N
AB1
HA4_N
AC3
HA5_N
AD2
HA6_N
AB6
HA7_N
AC4
HA8_N
AD4
HA9_N
AE5
HA10_N
AE2
HA11_N
AC6
HA12_N
AB9
HA13_N
AE6
HA14_N
AE3
HA15_N
AD5
HA16_N
AB8
HA17_N
AC7
HA18_N
AC9
HA19_N
AH2
HA20_N
AH3
HA21_N
AG2
HA22_N
AF6
HA23_N
AD8
HA24_N
AF1
HA25_N
AG4
HA26_N
AJ4
HA27_N
AE8
HA28_N
AF3
HA29_N
AF7
HA30_N
AH5
HA31_N
AG7
HA32_N
AH6
HA33_N
AJ1
HA34_N
AG5
HA35_N
F8
DBI0_N
D2
DBI1_N
L4
DBI2_N
P1
DBI3_N
Y4
DP0_N
AA2
DP1_N
AA5
DP2_N
AA4
DP3_N
AG8
BINIT_N
A28
PWRGOOD
Y3
DRDY_N
W8
DEFER_N
W6
DBSY_N
W9
CPURST_N
AF9
BREQ0_N
U6
BPRI_N
V1
BNR_N
AK2
XERR_N
AJ6
AP0_N
AK5
AP1_N
Y7
ADS_N
U3
R1298
4.7K/6
VCC3
MCH_RSVD_02
R132
301/6/1
R134
150/6/1
4
HTRDY_N
HLOCK_N
HITM_N
HIT_N
C133
1U/8
-HREQ[0..4]
R113
86.6/6/1
HD[0..63]
HREQ1_N
HREQ2_N
HREQ3_N
HREQ4_N
HTRDY_N
HLOCK_N
HITM_N
HIT_N
HAVREF0
HAVREF1
HCCVREF
HDVREF0
HDVREF1
HDVREF2
HDVREF3
HD63_N
HD62_N
HD61_N
HD60_N
HD59_N
HD58_N
HD57_N
HD56_N
HD55_N
HD54_N
HD53_N
HD52_N
HD51_N
HD50_N
HD49_N
HD48_N
HD47_N
HD46_N
HD45_N
HD44_N
HD43_N
HD42_N
HD41_N
HD40_N
HD39_N
HD38_N
HD37_N
HD36_N
HD35_N
HD34_N
HD33_N
HD32_N
HD31_N
HD30_N
HD29_N
HD28_N
HD27_N
HD26_N
HD25_N
HD24_N
HD23_N
HD22_N
HD21_N
HD20_N
HD19_N
HD18_N
Plumas MCH System Bus I/F
HD17_N
HD16_N
HD15_N
HD14_N
HD13_N
HD12_N
HD11_N
HD10_N
HD9_N
HD8_N
HD7_N
HD6_N
HD5_N
HD4_N
HD3_N
HD2_N
HD1_N
HD0_N
4
-HREQ2
AA7
-HREQ3
AB3
-HREQ4
Y9
W3
V7
W5
U1
AF4
AJ3
Y6
C5
N8
P6
T7
HD63
T8
HD62
R5
HD61
T5
HD60
T9
HD59
U7
HD58
T3
HD57
T6
HD56
R2
HD55
N1
HD54
N3
HD53
N2
HD52
L2
HD51
M2
HD50
P4
HD49
N4
HD48
L3
HD47
R8
HD46
R7
HD45
N7
HD44
P7
HD43
M4
HD42
P9
HD41
J5
HD40
N6
HD39
K1
HD38
K2
HD37
J1
HD36
G3
HD35
K3
HD34
G2
HD33
H3
HD32
H4
HD31
M7
HD30
F1
HD29
E3
HD28
F2
HD27
D3
HD26
F4
HD25
E1
HD24
M8
HD23
E4
HD22
F5
HD21
D6
HD20
G6
HD19
E6
HD18
L6
HD17
L7
HD16
F7
HD15
J7
HD14
J8
HD13
C2
HD12
H7
HD11
D7
HD10
C7
HD9
C4
HD8
A8
HD7
C8
HD6
A5
HD5
B3
HD4
E8
HD3
B5
HD2
A4
HD1
A9
HD0
B9
MCH_RSVD_01
R1299
1K/6
-HREQ0
-HREQ1
AA1
-HREQ[0..4] [5,7]
HTRDY_N [5,7]
HLOCK_N [5,7]
HITM_N [5,7]
HIT_N [5,7]
R112
51/6/1
V_CORE
NOCONA
R113 100 ohm 1%
86.6 ohm 1%
HD[0..63] [5,7]
3
PROSTENIA
3
VCC1_2
ICH3_SMBDATA[15,16,19,20,24,37,46]
ICH3_SMBCLK[15,16,19,20,24,37,46]
ICH3_HI[0..11][36]
C134
0.1U/6
C142
0.1U/6
2
U3B
G13
HI21_B
F14
HI20_B
E14
HI18_B
B17
HI17_B
H14
HI16_B
J14
HI15_B
C11
HI14_B
E12
HI13_B
D12
HI12_B
C13
HI11_B
A13
HI10_B
F13
HI9_B
C14
HI8_B
D15
HI7_B
B14
HI6_B
A16
HI5_B
A17
HI4_B
C16
HI3_B
C17
HI2_B
G16
HI1_B
D16
HI0_B
G15
PSTRBF_B
H15
PSTRBS_B
A12
PUSTRBF_B
B12
47/6
G10
G12
R120
453/6/1/X
R124
499/6/1/X
R128
392/6/1
PUSTRBS_B
E15
HI_RCONP_B
B15
HISWNG_B
D13
HIVREF_B
B31
SMB_DATA
J25
SMB_CLK
B30
RESERVED02
D29
RESERVED01
J16
CLK66
E28
RSTIN_N
H12
HISWNG_A
G9
HI_VREF_A
H11
HI_RCOMP_A
D10
PSTRBS_A
C10
PSTRBF_A
E11
HI0_A
B11
HI1_A
HI2_A
F10
HI3_A
D9
HI4_A
E9
HI5_A
J11
HI6_A
H9
HI7_N
J13
HI8_A
J10
HI9_N
F11
HI10_A
HI11_N
HI_VSWING_B
HI_VREF_B
Plumas MCH Hub Interfaces
U3
C138
C137
0.1U/6/X
0.01U/6/X
C145
C146
0.01U/6/X
0.1U/6/X
2
R114 24.9/6/1/X
ICH3_SMBDATA
ICH3_SMBCLK
MCH_CLK66[46]
PCIRST2_5_N[15,16,19,20,36]
VCC2_5
VCC1_2
R118 24.9/6/1
ICH3_PSTRBS[36]
ICH3_PSTRBF[36]
ICH3_HI[0..11]
VCC1_2 VCC1_2 VCC1_2 VCC1_2
R119
453/6/1
HI_VSWING_A
R123
499/6/1
HI_VREF_A
R127
392/6/1
HI_RCOMP_B
HI_VSWING_B
HI_VREF_B
R1774
MCH_RSVD_02
TP43
MCH_RSVD_01
TP44
R117 100/6
HI_VSWING_A
HI_VREF_A
HI_RCOMP_A
ICH3_PSTRBS
ICH3_PSTRBF
ICH3_HI0
ICH3_HI1
ICH3_HI2
ICH3_HI3
ICH3_HI4
ICH3_HI5
ICH3_HI6
ICH3_HI7
ICH3_HI8
ICH3_HI9
ICH3_HI10
ICH3_HI11
C136
C135
0.1U/6/X
0.01U/6
C144
C143
0.1U/6/X
0.01U/6
F16
HI21_C
H18
HI20_C
F20
HI18_C
C24
HI17_C
B21
HI16_C
F17
HI15_C
E18
HI14_C
C18
HI13_C
B18
HI12_C
C19
HI11_C
B20
HI10_C
A20
HI9_C
D19
HI8_C
E21
HI7_C
D21
HI6_C
F19
HI5_C
E20
HI4_C
C22
HI3_C
G18
HI2_C
B24
HI1_C
D22
HI0_C
C23
PSTRBF_C
B23
PSTRBS_C
D18
PUSTRBF_C
E17
PUSTRBS_C
HI_RCONP_C
HISWWG_C
HIVREF_C
HIVREF_D
HISWNG_D
HI_RCOMP_D
PUSTRBS_D
PUSTRBF_D
PSTRBS_D
PSTRBF_D
HI0_D
HI1_D
HI2_D
HI3_D
HI4_D
HI5_D
HI6_D
HI7_D
HI8_D
HI9_D
HI10_D
HI11_D
HI12_D
HI13_D
HI14_D
HI15_D
HI16_D
HI17_D
HI18_D
HI20_D
HI21_D
453/6/1/X
499/6/1/X
392/6/1
HI_RCOMP_C
C20
HI_VSWING_C
H17
HI_VREF_C
A21
HI_VREF_D
J22
HI_VSWING_D
F24
HI_RCOMP_D
G21
P1_PUSTRBS
C25
P1_PUSTRBF
B25
P1_PSTRBS
D26
P1_PSTRBF
D27
P1_HI0
D28
P1_HI1
G25
P1_HI2
G26
P1_HI3
F26
P1_HI4
G24
P1_HI5
A27
P1_HI6
H24
P1_HI7
C26
P1_HI8
G22
P1_HI9
E24
P1_HI10
A25
P1_HI11
D24
P1_HI12
A24
P1_HI13
E23
P1_HI14
F23
P1_HI15
F22
P1_HI16
H23
P1_HI17
H25
P1_HI18
F25
P1_HI20
E27
P1_HI21
H21
R121
HI_VSWING_C
R125
HI_VREF_C
R129
Title
Size Document Number Rev
Date: Sheet of
R115 24.9/6/1/X
C139
0.01U/6/X
C140
0.1U/6
C147
C148
0.01U/6/X
0.1U/6
GIGA-BYTE TECHNOLOGY CO., LTD.
MCH-CPU AND HUB INTERFACE
1
R116 24.9/6/1
P1_PUSTRBS [24]
P1_PUSTRBF [24]
P1_PSTRBS [24]
P1_PSTRBF [24]
P1_HI[0..15]
P1_HI16 [24]
P1_HI17 [24]
P1_HI18 [24]
P1_HI20 [24]
P1_HI21 [24]
R122
453/6/1
R126
499/6/1
R130
392/6/1
GA-8IP533A
1
VCC1_2
VCC1_2
P1_HI[0..15] [24]
HI_VSWING_D
C141
0.01U/6
HI_VREF_D
C149
0.01U/6
11 57T uesday, September 23, 2003
1.0
![](/html/5f/5faf/5fafe2807c989a9f6c1839b19b2ef003142ccd01aae9f66221d27b8ee60d6025/bgc.png)
5
U3C
VTT_DDR
AF22
AN28
AE21
AH22
AM27
AF21
AN29
AM28
AL26
AL25
AN25
AM24
AG21
AE20
AL23
AK23
AM25
AK24
AL22
AJ22
AK19
AL19
AN17
AF18
AG18
AK18
AN20
AM19
AL17
AJ18
AF19
AH19
AM21
AL20
AE18
AK20
AH20
AJ21
AN21
AJ19
AL14
AM13
AJ15
AF15
AL13
AJ13
AK14
AN13
AH14
AG14
AE14
AH13
AN12
AL11
AM12
AK12
AE15
AF13
AJ12
AM10
AE12
AH11
AG11
AN5
AL8
AM7
AG12
AF12
AM9
AM6
AG10
AJ9
AM3
AM2
AL6
AH9
AH10
AE11
AL5
AM4
AE16
AH16
AL16
AK15
AJ16
AF16
AE17
AG17
AM15
AG15
R162
6.98K/6/1
R166
13K/6
DQ0_A
DQ1_A
DQ2_A
DQ3_A
DQS0_A
DQS9_A
DQ4_A
DQ5_A
DQ6_A
DQ7_A
DQ8_A
DQ9_A
DQ10_A
DQ11_A
DQS1_A
DQS10_A
DQ12_A
DQ13_A
DQ14_A
DQ15_A
DQ16_A
DQ17_A
DQ18_A
DQ19_A
DQS2_A
DQS11_A
DQ20_A
DQ21_A
DQ22_A
DQ23_A
DQ24_A
DQ25_A
DQ26_A
DQ27_A
DQS3_A
DQS12_A
DQ28_A
DQ29_A
DQ30_A
DQ31_A
DQ32_A
DQ33_A
DQ34_A
DQ35_A
DQS4_A
DQS13_A
DQ36_A
DQ37_A
DQ38_A
DQ39_A
DQ40_A
DQ41_A
DQ42_A
DQ43_A
DQS5_A
DQS14_A
DQ44_A
DQ45_A
DQ46_A
DQ47_A
DQ48_A
DQ49_A
DQ50_A
DQ51_A
DQS6_A
DQS15_A
DQ52_A
DQ53_A
DQ54_A
DQ55_A
DQ56_A
DQ57_A
DQ58_A
DQ59_A
DQS7_A
DQS16_A
DQ60_A
DQ61_A
DQ62_A
DQ63_A
CB0_A
CB1_A
CB2_A
CB3_A
DQS8_A
DQS17_A
CB4_A
CB5_A
CB6_A
CB7_A
DDRCVOL_A
C160
0.01U/6
C161
0.1U/6
RCVEN_OUT_A
MCH DDR A
CMDCLK3_N_A
CMDCLK2_N_A
CMDCLK_N_A
CMDCLK0_N_A
WE_N_A
CAS_N_A
RAS_N_A
MA0_A
MA1_A
MA2_A
MA3_A
MA4_A
MA5_A
MA6_A
MA7_A
MA8_A
MA9_A
MA10_A
MA11_A
MA12_A
BA1_A
BA0_A
CS7_N_A
CS6_N_A
CS5_N_A
CS4_N_A
CS3_N_A
CS2_N_A
CS1_N_A
CS0_N_A
RCVEN_IN_A
DDRCOMP_A
DDRCVDH_A
DDRCVDL_A
CKE_A
RESERVED
CMDCLK3_A
CMDCLK2_A
CMDCLK1_A
CMDCLK0_A
DDRVREF5_A
DDRVREF4_A
DDRVREF3_A
DDRVREF2_A
DDRVREF1_A
DDRVREF0_A
U3
D DRA_CMDCLK0_N
C1267
10P/6/X
DDRA_DQ0[14]
DDRA_DQ1[14]
DDRA_DQ2[14]
DDRA_DQ3[14]
DQS0_A[14]
DQS9_A[14]
DDRA_DQ4[14]
DDRA_DQ5[14]
DDRA_DQ6[14]
DDRA_DQ7[14]
D D
C C
B B
VCC2_5
A A
VTT_DDR
DDRA_DQ8[14]
DDRA_DQ9[14]
DDRA_DQ10[14]
DDRA_DQ11[14]
DQS1_A[14]
DQS10_A[14]
DDRA_DQ12[14]
DDRA_DQ13[14]
DDRA_DQ14[14]
DDRA_DQ15[14]
DDRA_DQ16[14]
DDRA_DQ17[14]
DDRA_DQ18[14]
DDRA_DQ19[14]
DQS2_A[14]
DQS11_A[14]
DDRA_DQ20[14]
DDRA_DQ21[14]
DDRA_DQ22[14]
DDRA_DQ23[14]
DDRA_DQ24[14]
DDRA_DQ25[14]
DDRA_DQ26[14]
DDRA_DQ27[14]
DQS3_A[14]
DQS12_A[14]
DDRA_DQ28[14]
DDRA_DQ29[14]
DDRA_DQ30[14]
DDRA_DQ31[14]
DDRA_DQ32[14]
DDRA_DQ33[14]
DDRA_DQ34[14]
DDRA_DQ35[14]
DQS4_A[14]
DQS13_A[14]
DDRA_DQ36[14]
DDRA_DQ37[14]
DDRA_DQ38[14]
DDRA_DQ39[14]
DDRA_DQ40[14]
DDRA_DQ41[14]
DDRA_DQ42[14]
DDRA_DQ43[14]
DQS5_A[14]
DQS14_A[14]
DDRA_DQ44[14]
DDRA_DQ45[14]
DDRA_DQ46[14]
DDRA_DQ47[14]
DDRA_DQ48[14]
DDRA_DQ49[14]
DDRA_DQ50[14]
DDRA_DQ51[14]
DQS6_A[14]
DQS15_A[14]
DDRA_DQ52[14]
DDRA_DQ53[14]
DDRA_DQ54[14]
DDRA_DQ55[14]
DDRA_DQ56[14]
DDRA_DQ57[14]
DDRA_DQ58[14]
DDRA_DQ59[14]
DQS7_A[14]
DQS16_A[14]
DDRA_DQ60[14]
DDRA_DQ61[14]
DDRA_DQ62[14]
DDRA_DQ63[14]
CB0_A[14]
CB1_A[14]
CB2_A[14]
CB3_A[14]
DQS8_A[14]
DQS17_A[14]
CB4_A[14]
CB5_A[14]
CB6_A[14]
CB7_A[14]
E7500 E7501
13K 49.9 1%
R161:
R165: 13K NOPOP
0.01U 49.9 1%
C158: 13K
R161
49.9/6/1
DDRCVOH_A
C159
C158
49.9/6/1
0.1U/6
5
R165
6.98K/6/1/X
AE23
AE22
AN24
AF24
AK26
AH26
AJ27
AG27
AH28
AL28
AL29
AK29
AM30
AJ24
AK30
AM31
AH23
AL31
AL2
AL3
AK7
AN8
AH8
AL10
AK11
AE13
AM22
AG20
AH17
AK17
AN16
AE19
R139 0/6
R141 0/6/X
AM18
AE25
AE24
AG26
R143 0/6
R145 0/6
AF25
AJ25
R147 0/6
AH25
R149 0/6
AG24
R151 0/6
R153 0/6
AG23
AJ28
R1400 0/6/X
AK27
R1401 0/6/X
AK21
AM16
AL9
AJ7
R1408
402/6/1
E7500 E7501
DDRA_CMDCLK0
C1268
10P/6/X
10P/6/X
4
DDRA_WE_N_R [15,16,17]
DDRA_CAS_N_R [15,16,17]
DDRA_RAS_N_R [15,16,17]
DDRA_MA0_R [15,16,17]
DDRA_MA1_R [15,16,17]
DDRA_MA2_R [15,16,17]
DDRA_MA3_R [15,16,17]
DDRA_MA4_R [15,16,17]
DDRA_MA5_R [15,16,17]
DDRA_MA6_R [15,16,17]
DDRA_MA7_R [15,16,17]
DDRA_MA8_R [15,16,17]
DDRA_MA9_R [15,16,17]
DDRA_MA10_R [15,16,17]
DDRA_MA11_R [15,16,17]
DDRA_MA12_R [15,16,17]
DDRA_BA1_R [15,16,17]
DDRA_BA0_R [15,16,17]
DDRA_CS7_N_R [21]
DDRA_CS6_N_R [21]
DDRA_CS5_N_R [16,17]
DDRA_CS4_N_R [16,17]
DDRA_CS3_N_R [15,17]
DDRA_CS2_N_R [15,21]
DDRA_CS1_N_R [15,17]
DDRA_CS0_N_R [15,17]
DDRA_DRCOMP
DDRCVOH_A
R1406 0/6/X
DDRA_RCVEN_IN
D DRA_RCVEN_OUT
402 1%NOPOPR1408:
D DRA_CMDCLK1_N
DDRA_CMDCLK1
C1270
10P/6/X
4
3
DDRB_DQ0[18]
DDRB_DQ1[18]
DDRB_DQ2[18]
DDRB_DQ3[18]
DQS0_B[18]
DQS9_B[18]
DDRB_DQ4[18]
DDRB_DQ5[18]
DDRB_DQ6[18]
DDRB_DQ7[18]
DDRB_DQ8[18]
DDRB_DQ9[18]
DDRB_DQ10[18]
DDRB_DQ11[18]
DQS1_B[18]
DQS10_B[18]
DDRB_DQ12[18]
DDRB_DQ13[18]
DDRB_DQ14[18]
DDRB_DQ15[18]
DDRB_DQ16[18]
DDRB_DQ17[18]
DDRB_DQ18[18]
DDRB_DQ19[18]
DQS2_B[18]
DQS11_B[18]
DDRB_DQ20[18]
DDRB_DQ21[18]
DDRB_DQ22[18]
DDRB_DQ23[18]
DDRB_DQ24[18]
DDRB_DQ25[18]
DDRB_DQ26[18]
E7500 E7501
R1406: 0
R218:
R135:
R1404:
R137:
R1404 24.9/6/1
R137 6.81/6/X
DDRCVOL_A
R218 0/6/X
R219 0/6
DDRA_CKE0 [15,16,17]
DDRA_CKE1 [15,16,17]
DDRA_CMDCLK2 [16]
D DRA_CMDCLK2_N [16]
DDRA_CMDCLK1 [15]
D DRA_CMDCLK1_N [15]
DDRA_CMDCLK0 [15]
D DRA_CMDCLK0_N [15]
E7500 E7501
0R1400: NOPOP
R1401: NOPOP0 R1402:0NOPOP0
C153 0.1U/6
C155 0.1U/6
C157 0.1U/6
VREF_DDR_MCH [15,16,19,20,52]
D DRA_CMDCLK2_N
DDRA_CMDCLK2
C1271
C1272
10P/6/X
10P/6/X
NOPOP
NOPOP
0
49.9 1%
47 1%
NOPOP
25 1%
6.81 1%
NOPOP
VTT_DDR
R135 49.9/6/1
C275
22P/6
VTT_DDR
R135 CLOSE TO
R218 R136 CLOSE
VCC2_5
R163
49.9/6/1
R167
6.98K/6/1/XC1269
VTT_DDR
DDRB_DQ27[18]
DDRB_DQ28[18]
DDRB_DQ29[18]
DDRB_DQ30[18]
DDRB_DQ31[18]
DDRB_DQ32[18]
DDRB_DQ33[18]
DDRB_DQ34[18]
DDRB_DQ35[18]
DDRB_DQ36[18]
DDRB_DQ37[18]
DDRB_DQ38[18]
DDRB_DQ39[18]
DDRB_DQ40[18]
DDRB_DQ41[18]
DDRB_DQ42[18]
DDRB_DQ43[18]
DDRB_DQ44[18]
DDRB_DQ45[18]
DDRB_DQ46[18]
DDRB_DQ47[18]
DDRB_DQ48[18]
DDRB_DQ49[18]
DDRB_DQ50[18]
DDRB_DQ51[18]
DDRB_DQ52[18]
DDRB_DQ53[18]
DDRB_DQ54[18]
DDRB_DQ55[18]
DDRB_DQ56[18]
DDRB_DQ57[18]
DDRB_DQ58[18]
DDRB_DQ59[18]
DDRB_DQ60[18]
DDRB_DQ61[18]
DDRB_DQ62[18]
DDRB_DQ63[18]
E7500 E7501
13K
R163:
R167:
C162:
0.01U
DDRCVOH_B
C162
49.9/6/1
3
DQS3_B[18]
DQS12_B[18]
DQS4_B[18]
DQS13_B[18]
DQS5_B[18]
DQS14_B[18]
DQS6_B[18]
DQS15_B[18]
DQS7_B[18]
DQS16_B[18]
DQS8_B[18]
DQS17_B[18]
CB0_B[18]
CB1_B[18]
CB2_B[18]
CB3_B[18]
CB4_B[18]
CB5_B[18]
CB6_B[18]
CB7_B[18]
C163
0.1U/6
49.9 1%
NOPOP
49.9 1%
DDRB_DQ0
DDRB_DQ1
DDRB_DQ2
DDRB_DQ3
DQS0_B
DQS9_B
DDRB_DQ4
DDRB_DQ5
DDRB_DQ6
DDRB_DQ7
DDRB_DQ8
DDRB_DQ9
DDRB_DQ10
DDRB_DQ11
DQS1_B
DQS10_B
DDRB_DQ12
DDRB_DQ13
DDRB_DQ14
DDRB_DQ15
DDRB_DQ16
DDRB_DQ17
DDRB_DQ18
DDRB_DQ19
DQS2_B
DQS11_B
DDRB_DQ20
DDRB_DQ21
DDRB_DQ22
DDRB_DQ23
DDRB_DQ24
DDRB_DQ25
DDRB_DQ26
DDRB_DQ27
DQS3_B
DQS12_B
DDRB_DQ28
DDRB_DQ29
DDRB_DQ30
DDRB_DQ31
DDRB_DQ32
DDRB_DQ33
DDRB_DQ34
DDRB_DQ35
DQS4_B
DQS13_B
DDRB_DQ36
DDRB_DQ37
DDRB_DQ38
DDRB_DQ39
DDRB_DQ40
DDRB_DQ41
DDRB_DQ42
DDRB_DQ43
DQS5_B
DQS14_B
DDRB_DQ44
DDRB_DQ45
DDRB_DQ46
DDRB_DQ47
DDRB_DQ48
DDRB_DQ49
DDRB_DQ50
DDRB_DQ51
DDRB_DQS6
DDRB_DQS15
DDRB_DQ52
DDRB_DQ53
DDRB_DQ54
DDRB_DQ55
DDRB_DQ56
DDRB_DQ57
DDRB_DQ58
DDRB_DQ59
DQS7_B
DQS16_B
DDRB_DQ60
DDRB_DQ61
DDRB_DQ62
DDRB_DQ63
DDRB_CB0
DDRB_CB1
DDRB_CB2
DDRB_CB3
DQS8_B
DQS17_B
DDRB_CB4
DDRB_CB5
DDRB_CB6
DDRB_CB7
VTT_DDR
R164
6.98K/6/1
R168
13K/6
F33
K30
J32
N25
L30
H31
N27
G32
M29
N26
J33
K32
P27
P25
M31
N29
J31
L31
P26
P28
T29
T30
U30
T26
U33
U31
R32
T27
V33
V31
P30
P33
R26
T32
R29
R31
N32
P31
R28
T25
W27
AE33
AF31
W25
AE32
AC30
AA28
AD32
AG33
W26
AA29
AB33
V26
AD31
AC31
AB30
Y28
AB32
AB29
V25
Y25
AB27
AH32
AH31
AE28
AD27
AC28
AA26
AG30
AH33
AJ30
AG29
AB25
AA25
AE27
AF28
AL32
AJ31
AC27
AB26
V28
U25
Y31
AA33
W29
Y30
U28
U27
AA31
AA32
DDRCVOL_B
C164
0.01U/6
U3D
DQ0_B
DQ1_B
DQ2_B
DQ3_B
DQS0_B
DQS9_B
DQ4_B
DQ5_B
DQ6_B
DQ7_B
DQ8_B
DQ9_B
DQ10_B
DQ11_B
DQS1_B
DQS10_B
DQ12_B
DQ13_B
DQ14_B
DQ15_B
DQ16_B
DQ17_B
DQ18_B
DQ19_B
DQS2_B
DQS11_B
DQ20_B
DQ21_B
DQ22_B
DQ23_B
DQ24_B
DQ25_B
DQ26_B
DQ27_B
DQS3_B
DQS12_B
DQ28_B
DQ29_B
DQ30_B
DQ31_B
DQ32_B
DQ33_B
DQ34_B
DQ35_B
DQS4_B
DQS13_B
DQ36_B
DQ37_B
DQ38_B
DQ39_B
DQ40_B
DQ41_B
DQ42_B
DQ43_B
DQS5_B
DQS14_B
DQ44_B
DQ45_B
DQ46_B
DQ47_B
DQ48_B
DQ49_B
DQ50_B
DQ51_B
DQS6_B
DQS15_B
DQ52_B
DQ53_B
DQ54_B
DQ55_B
DQ56_B
DQ57_B
DQ58_B
DQ59_B
DQS7_B
DQS16_B
DQ60_B
DQ61_B
DQ62_B
DQ63_B
CB0_B
CB1_B
CB2_B
CB3_B
DQS8_B
DQS17_B
CB4_B
CB5_B
CB6_B
CB7_B
U3
C165
0.1U/6
2
2
RCVEN_OUT_B
MCH DDR B
CMDCLK3_N_B
CMDCLK2_N_B
CMDCLK0_N_B
WE_N_B
CAS_N_B
RAS_N_B
MA0_B
MA1_B
MA2_B
MA3_B
MA4_B
MA5_B
MA6_B
MA7_B
MA8_B
MA9_B
MA10_B
MA11_B
MA12_B
BA1_B
BA0_B
CS7_N_B
CS6_N_B
CS5_N_B
CS4_N_B
CS3_N_B
CS2_N_B
CS1_N_B
CS0_N_B
RCVEN_IN_B
DDRCOMP_B
DDRCVDH_B
DDRCVDL_B
RESERVED
CKE_B
CMDCLK3_B
CMDCLK2_B
CMDCLK1_B
CMDCLK_N_B
CMDCLK0_B
DDRVREF5_B
DDRVREF4_B
DDRVREF3_B
DDRVREF2_B
DDRVREF1_B
DDRVREF0_B
D32
H28
V32
M26
K29
H30
G30
F32
G29
F31
E33
E31
F29
L25
C31
C32
H27
K26
Y27
AD28
AE26
AE31
AF27
AF30
AK32
AH29
N30
R25
W30
W32
V29
K33
M32
K27
L27
J26
K25
L28
M28
J29
J28
E30
M25
N33
U26
AG32
AC25
DDRB_WE_N_R [19,20,21]
DDRB_CAS_N_R [19,20,21]
DDRB_RAS_N_R [19,20,21]
DDRB_MA0_R [19,20,21]
DDRB_MA1_R [19,20,21]
DDRB_MA2_R [19,20,21]
DDRB_MA3_R [19,20,21]
DDRB_MA4_R [19,20,21]
DDRB_MA5_R [19,20,21]
DDRB_MA6_R [19,20,21]
DDRB_MA7_R [19,20,21]
DDRB_MA8_R [19,20,21]
DDRB_MA9_R [19,20,21]
DDRB_MA10_R [19,20,21]
DDRB_MA11_R [19,20,21]
DDRB_MA12_R [19,20,21]
DDRB_BA1_R [19,20,21]
DDRB_BA0_R [19,20,21]
DDRB_CS7_N_R [21]
DDRB_CS6_N_R [17]
DDRB_CS5_N_R [20,21]
DDRB_CS4_N_R [20,21]
DDRB_CS3_N_R [19,21]
DDRB_CS2_N_R [19,21]
DDRB_CS1_N_R [19,21]
DDRB_CS0_N_R [19,21]
DDRB_DRCOMP
DDRCVOH_B
R1407 0/6/X
D DRB_RCVEN_IN
D DRB_RCVEN_OUT
R140 0/6/X
R142 0/6
R144 0/6
R146 0/6
R148 0/6
R150 0/6
R152 0/6
R154 0/6
R1402 0/6/X
R1403 0/6/X
DDRB_CMDCLK0_N
DDRB_CMDCLK0
C1261
C1262
10P/6/X
10P/6/X
Title
Size Document Number Rev
Date: Sheet of
GIGA-BYTE TECHNOLOGY CO., LTD.
MCH-DDRA AND DDRB
1
R1407:
R249:
R136:
R1405:
R1405 24.9/6/1
R138 6.81/6/X
DDRCVOL_B
R249 0/6/X
R250 0/6
DDRB_CKE1 [19,20,21]
DDRB_CKE0 [19,20,21]
DDRB_CMDCLK2 [20]
DDRB_CMDCLK2_N [20]
DDRB_CMDCLK1 [19]
DDRB_CMDCLK1_N [19]
DDRB_CMDCLK0 [19]
DDRB_CMDCLK0_N [19]
E7500 E7501
R1403: NOPOP
VREF_DDR_MCH [15,16,19,20,52]
DDRB_CMDCLK1_N
DDRB_CMDCLK1
C1263
C1264
10P/6/X
10P/6/X
GA-8IP533A
1
E7500 E7501
NOPOP0
0
NOPOP
47 1%
49.9 1%
25 1%NOPOP
6.81 1%R138:
NOPOP
VTT_DDR
R136 49.9/6/1
TO R249
C349
22P/6
C152 0.1U/6
C154 0.1U/6
C156 0.1U/6
DDRB_CMDCLK2_N
DDRB_CMDCLK2
C1266
C1265
10P/6/X
10P/6/X
12 57T uesday, September 23, 2003
VTT_DDR
1.0
![](/html/5f/5faf/5fafe2807c989a9f6c1839b19b2ef003142ccd01aae9f66221d27b8ee60d6025/bgd.png)
5
VCC1_2
D D
C C
VCCA1_2
C193
0.01U/6
VCCACPU
C199
0.01U/6
VCCAH1_2
C205
B B
0.01U/6
Low ESL
V_CORE
VCC1_2
54nH/8
A A
C209
C208
0.1U/6
150U/7343
U3F
B28 AA23
VCC1_2_1 VCC2_5_1
H20
VCC1_2_2
A10
VCC1_2_3
A14
VCC1_2_4
A18
VCC1_2_5
L22
VCC1_2_6
A22
VCC1_2_7
E10
VCC1_2_8
E13
VCC1_2_9
E16
VCC1_2_10
E19
VCC1_2_11
E22
VCC1_2_12
L20
VCC1_2_13
K13
VCC1_2_14
K15
VCC1_2_15
K17
VCC1_2_16
K19
VCC1_2_17
K21
VCC1_2_18
K23
VCC1_2_19
P14
VCC1_2_20
P18
VCC1_2_21
R17
VCC1_2_23
R19
VCC1_2_24
T14
VCC1_2_26
T16
VCC1_2_27
T18
VCC1_2_28
U17
VCC1_2_31
U19
VCC1_2_32
V16
VCC1_2_33
V18
VCC1_2_34
W15
VCC1_2_36
W17
VCC1_2_37
W19
VCC1_2_38
A26
VCC1_2_43
A30
VCC1_2_44
R15
VCC1_2_45
V14
VCC1_2_46
E26
VCC1_2_47
H19
VCC1_2_48
K11
VCC1_2_49
L12
VCC1_2_50
L14
VCC1_2_51
L16
VCC1_2_52
L18
VCC1_2_53
Y14
VCCA1_2_1
Y16
VCCA1_2_2
Y18
VCCA1_2_3
Y20
VCCA1_2_4
P20
VCCA1_2_5
T20
VCCA1_2_6
V20
VCCA1_2_7
U15
VCCA_CPU
P16
VCCAH1_2
AC5
VCC_CPU_1
AG3
VCC_CPU_2
AJ5
VCC_CPU_3
AF5
VCC_CPU_4
AH1
VCC_CPU_5
K7
VCC_CPU_6
F3
VCC_CPU_7
P5
VCC_CPU_8
R3
VCC_CPU_9
W7
VCC_CPU_10
H5
VCC_CPU_11
L5
VCC_CPU_12
U5
VCC_CPU_13
Y5
VCC_CPU_14
AE7
VCC_CPU_15
K9
VCC_CPU_16
AD1
VCC_CPU_17
D1
VCC_CPU_18
H1
VCC_CPU_19
M1
VCC_CPU_20
T1
VCC_CPU_21
Y1
VCC_CPU_22
A6
VCC_CPU_23
E7
VCC_CPU_24
AA10
VCC_CPU_25
AB11
VCC_CPU_26
AC10
VCC_CPU_27
C3
VCC_CPU_28
D5
VCC_CPU_29
VCCA1_2 VCCACPU VCCAH1_2
C211
C210
0.1U/6
0.1U/6
VCC2_5_2
VCC2_5_3
VCC2_5_4
VCC2_5_5
VCC2_5_6
VCC2_5_7
VCC2_5_8
VCC2_5_9
VCC2_5_10
VCC2_5_11
VCC2_5_12
VCC2_5_13
VCC2_5_14
VCC2_5_15
VCC2_5_16
VCC2_5_17
VCC2_5_18
VCC2_5_19
VCC2_5_20
VCC2_5_21
VCC2_5_22
VCC2_5_23
VCC2_5_24
VCC2_5_25
VCC2_5_26
VCC2_5_27
VCC2_5_28
VCC2_5_29
VCC2_5_30
VCC2_5_31
VCC2_5_32
VCC2_5_33
VCC2_5_34
VCC2_5_35
VCC2_5_36
VCC2_5_37
VCC2_5_38
VCC2_5_39
VCC2_5_40
VCC2_5_41
VCC2_5_42
VCC2_5_43
VCC2_5_44
VCC2_5_45
VCC2_5_46
VCC2_5_47
VCC2_5_48
VCC2_5_49
VCC2_5_50
VCC2_5_51
VCC2_5_52
VCC2_5_53
VCC2_5_54
VCC2_5_55
VCC2_5_56
VCC2_5_57
VCC2_5_58
VCC2_5_59
VCC2_5_60
VCC2_5_61
VCC2_5_62
VCC2_5_63
VCC2_5_64
Plumas MCH Power
VCC2_5_65
VCC2_5_66
VCC2_5_67
VCC2_5_68
VCC2_5_69
VCC2_5_70
VCC2_5_71
VCC2_5_72
VCC2_5_73
VCC2_5_74
VCC2_5_75
VCC2_5_76
VCC2_5_77
VCC_CPU_30
VCC_CPU_31
VCC_CPU_32
VCC_CPU_33
VCC_CPU_34
VCC_CPU_35
VCC_CPU_36
VCC_CPU_37
VCC_CPU_38
VCC_CPU_39
VCC1_2
R169
1/6/1
VCC2_5
AA27
AC13
AC15
AC17
AC19
AD12
AD14
AD16
AD18
AD20
AD25
AD29
AD33
AE10
AE30
AF33
AG13
AG19
AG22
AJ11
AJ14
AJ17
AJ20
AJ23
AK10
AK33
AK8
AL1
AL15
AL24
AN10
AN14
AN18
AN22
AN26
AN4
AN7
H33
L29
M33
P24
P29
T24
T33
U23
U29
V24
W23
Y24
Y29
Y33
AB24
AC21
AC23
AD22
AD24
AF23
AG28
AJ26
AJ29
AM32
AN30
B32
D33
E29
G27
H29
K24
L23
L26
M24
N23
R23
AB31
K31
T31
L10
M11
N10
P11
R10
T11
U10
V11
W10
Y11
U3
L6
0.1UH/8
C212
150U/7343
Low ESL
5
AK9
AM8
AC8
G7
D30
AF8
AA9
F28
AG6
AH7
AH4
AL4
AJ2
AK3
AD6
AK6
AL7
AM5
AF2
AD3
AG1
AK1
G4
M6
M3
M9
W4
W2
AA3
AA6
J19
J20
G19
J23
AB5
AE4
AC2
AG9
C28
B27
AB4
AB7
AD9
AA11
AB10
AC11
AD10
AN9
M10
M5
N11
P10
R11
T10
4
U3E
Y17
Y19
Y23
Y26
VSS1
VSS2
VSS298
VSS299
VSS300
VSS3
VSS4
VSS5
VSS6
VSS7
J6
VSS8
V3
VSS9
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
U9
VSS25
E2
VSS26
H2
VSS27
K4
VSS28
J3
VSS29
K8
VSS30
L8
VSS31
VSS32
VSS33
P2
VSS34
VSS35
VSS36
P8
VSS37
N9
VSS38
U2
VSS39
R6
VSS40
T4
VSS41
V6
VSS42
VSS43
VSS44
Y2
VSS45
VSS46
VSS47
Y8
VSS48
VSS49
VSS50
VSS51
E5
VSS52
VSS53
VSS54
D4
VSS55
VSS56
VSS57
VSS58
L9
VSS59
VSS60
VSS61
VSS62
VSS63
VSS64
VSS65
VSS66
VSS67
VSS68
VSS69
VSS70
VSS71
VSS72
VSS73
VSS74
VSS75
VSS76
VSS77
VSS78
U11
V10
W11
Y10B2J17
VCC1_2
R170
1/6/1
4
W33
Y15
VSS296
VSS297
VSS79
VSS80
W28
W31
VSS293
VSS294
VSS295
VSS81
VSS82
VSS83
K10
L11
L7
0.1UH/8
W20
W24
VSS292
VSS84
L13
L15
W18
VSS291
VSS85
L17
V23
V27
V30V9W1
W14
W16
VSS284
VSS285
VSS286
VSS287
VSS288
VSS289
VSS290
Plumas533 MCH VSS Pin
VSS86
VSS87
VSS88
VSS89
VSS90
VSS91
VSS92
L19
L21
R16
AC29
AJ10
D25
A11
C213
150U/7343
V17
V19
VSS281
VSS282
VSS283
VSS93
VSS94
VSS95
A15
A19
U24
U32U8V15
VSS277
VSS278
VSS279
VSS280
VSS96
VSS97
VSS98
VSS99
A23
A29A3A31A7AA24
U20
SBC17
0.1U/6
3
L33
M23
M27
M30
N24
N28
N31
P15
P17
P19
P23
P32R1R14
R18
R20
R24
R27
R30
R33R9T15
T17
T19
T23
T28
AJ8
U14
U16
U18
VSS246
VSS247
VSS248
VSS249
VSS250
VSS251
VSS252
VSS253
VSS254
VSS255
VSS256
VSS257
VSS258
VSS259
VSS260
VSS261
VSS262
VSS263
VSS264
VSS265
VSS266
VSS267
VSS268
VSS269
VSS270
VSS271
VSS272
VSS273
VSS274
VSS275
VSS276
VSS100
VSS101
VSS102
VSS103
VSS104
VSS105
VSS106
VSS107
VSS108
VSS109
VSS110
VSS111
VSS112
VSS113
VSS114
VSS115
VSS116
VSS117
VSS118
VSS119
VSS120
VSS121
VSS122
VSS123
VSS124
VSS125
VSS126
VSS127
VSS128
VSS129
VSS130
AA30
AB23
AB28
Y32
AC1
AC12
AC14
AC16
AC18
AC20
AC22
AC24
AC26
AC32
AC33
AD11
AD13
AD15
AD17
AD19
AD21
AD23
AD26
AD30
AE29
AE9
AF10
AF11
AF14
V_CORE
SBC22
SBC21
SBC20
SBC19
SBC18
0.1U/6
0.1U/6
0.01U/6
0.01U/6
0.1U/6
Backside caps near center of MCH
3
L24
L32
VSS245
VSS131
AF17
AF20
SBC23
0.1U/6
VSS242
VSS243
VSS244
VSS132
VSS133
VSS134
AF26
AF29
K22
K28N5L1
VSS241
VSS135
AF32
AG16
SBC24
0.1U/6
K18
K20
VSS238
VSS239
VSS240
VSS136
VSS137
VSS138
AG25
AG31
K14
K16
VSS237
VSS139
AH12
AH15
2
VSS235
VSS236
VSS140
VSS141
AH18
AH21
SBC25
0.01U/6
2
J27
J30J9K12
VSS232
VSS233
VSS234
VSS142
VSS143
VSS144
AH24
AH27
VCC2_5
J21
J24
VSS231
VSS145
AH30
AJ32
SBC26
0.01U/6
J15
J18
VSS228
VSS229
VSS230
VSS146
VSS147
VSS148
AJ33
AK13
1
H8
J12
VSS226
VSS227
VSS225
VSS224
VSS223
VSS222
VSS221
VSS220
VSS219
VSS218
VSS217
VSS216
VSS215
VSS214
VSS213
VSS212
VSS211
VSS210
VSS209
VSS208
VSS207
VSS206
VSS205
VSS204
VSS203
VSS202
VSS201
VSS200
VSS199
VSS198
VSS197
VSS196
VSS195
VSS194
VSS193
VSS192
VSS191
VSS190
VSS189
VSS188
VSS187
VSS186
VSS185
VSS184
VSS183
VSS182
VSS181
VSS180
VSS179
VSS178
VSS177
VSS176
VSS175
VSS174
VSS173
VSS172
VSS171
VSS170
VSS169
VSS168
VSS167
VSS166
VSS165
VSS164
VSS163
VSS162
VSS161
VSS160
VSS159
VSS158
VSS157
VSS156
VSS155
VSS154
VSS153
VSS152
VSS151
VSS149
VSS150
U3
AK16
AK22
SBC27
0.1U/6L5
Title
Size Document Number Rev
Date: Sheet of
H32
H26
H22
H16
H13
H10
G8
G33
G31
G28
G23
G20
G17
G14
G11
G1
F9
F6
F30
F27
F21
F18
F15
F12
E32
E25
D8
D31
D23
D20
D17
D14
D11
C9
C6
C33
C30
C27
C21
C15
C12
C1
B7
B4
B29
B26
B22
B19
B16
B13
B10
AN6
AN31
AN3
AN27
AN23
AN19
AN15
AN11
AM29
AM26
AM23
AM20
AM17
AM14
AM11
AL33
AL30
AL27
AL21
AL18
AL12
AK31
AK28
AK25
VCC2_5
C167 0.1U/6
C169 0.1U/6
C171 0.1U/6
C173 0.1U/6
C175 0.1U/6
C177 0.1U/6
C179 0.1U/6
C181 0.1U/6
C183 0.1U/6
C185 0.1U/6
C187 0.01U/6
C189 0.01U/6
C191 0.01U/6
C192 0.01U/6
Place caps near DDR interface
VCC1_2
SBC31
0.01U/6
SBC28
0.1U/6
C194 0.01U/6
C196 0.01U/6
C198 0.01U/6
C201 0.01U/6
C203 0.01U/6
SBC29
SBC30
0.1U/6
0.01U/6
GIGA-BYTE TECHNOLOGY CO., LTD.
MCH POWER AND GND
GA-8IP533A
1
V_CORE
C166 0.1U/6
C168 0.1U/6
C170 0.1U/6
C172 0.1U/6
C174 0.1U/6
C176 0.1U/6
C178 0.1U/6
C180 0.01U/6
C182 0.01U/6
C184 0.01U/6
C186 0.01U/6
C188 0.01U/6
C190 0.01U/6
C195 0.1U/6
C197 0.1U/6
C200 0.1U/6
C202 0.1U/6
C204 0.01U/6
C206 0.01U/6
C207 0.01U/6
VCC1_2
C1540
10U/1206
13 57T uesday, September 23, 2003
H1
1
2
MRN H1X2
H2
1
2
MRN H1X2
Near FSB interfaceNear HUB interface
1.0
![](/html/5f/5faf/5fafe2807c989a9f6c1839b19b2ef003142ccd01aae9f66221d27b8ee60d6025/bge.png)
5
4
3
2
1
DDR Channel A Series Resistors
Place near DIMM A-1
5
R171 10/6/1
R172 10/6/1
RN2
1 2
3 4
5 6
7 8
8P4R-10
RN4
1 2
3 4
5 6
7 8
8P4R-10
RN6
1 2
3 4
5 6
7 8
8P4R-10
RN8
1 2
3 4
5 6
7 8
8P4R-10
RN10
1 2
3 4
5 6
7 8
8P4R-10
RN12
1 2
3 4
5 6
7 8
8P4R-10
RN14
1 2
3 4
5 6
7 8
8P4R-10
RN16
1 2
3 4
5 6
7 8
8P4R-10
RN18
1 2
3 4
5 6
7 8
8P4R-10
RN22
1 2
3 4
5 6
7 8
8P4R-10
RN20
1 2
3 4
5 6
7 8
8P4R-10
D D
C C
B B
A A
DDRA_DQ0[12]
DDRA_DQ4[12]
DDRA_DQ3[12] DDRA_DQ3_R [15,16,17]
DDRA_DQ6[12]
DQS9_A[12] DQS9_A_R [15,16,17]
DDRA_DQ7[12] DDRA_DQ7_R [15,16,17]
DDRA_DQ1[12] DDRA_DQ1_R [15,16,17]
DDRA_DQ5[12] DDRA_DQ5_R [15,16,17]
DDRA_DQ2[12] DDRA_DQ2_R [15,16,17]
DQS0_A[12] DQS0_A_R [15,16,17]
DDRA_DQ13[12]
DQS10_A[12]
DDRA_DQ14[12]
DDRA_DQ15[12]
DDRA_DQ8[12]
DDRA_DQ12[12]
DQS1_A[12]
DDRA_DQ10[12] DDRA_DQ10_R [15,16,17]
DDRA_DQ11[12]
DDRA_DQ20[12]
DDRA_DQ16[12]
DQS11_A[12]
DDRA_DQ22[12]
DDRA_DQ19[12]
DDRA_DQ23[12]
DDRA_DQ17[12]
DQS2_A[12]
DDRA_DQ21[12]
DDRA_DQ18[12]
DQS3_A[12]
DQS12_A[12]
DDRA_DQ30[12] DDRA_DQ30_R [15,16,17]
DDRA_DQ26[12]
DDRA_DQ24[12]
DDRA_DQ28[12]
DDRA_DQ25[12] DDRA_DQ25_R [15,16,17]
DDRA_DQ29[12]
DDRA_DQ32[12]
DDRA_DQ36[12]
DDRA_DQ37[12]
DDRA_DQ33[12]
CB2_A[12]
CB6_A[12] CB6_A_R [15,16,17]
CB3_A[12] CB3_A_R [15,16,17]
CB7_A[12]
DDRA_DQ0_R [15,16,17]
DDRA_DQ4_R [15,16,17]
DDRA_DQ6_R [15,16,17]
DDRA_DQ13_R [15,16,17]
DQS10_A_R [15,16,17]
DDRA_DQ14_R [15,16,17]
DDRA_DQ15_R [15,16,17]
DDRA_DQ8_R [15,16,17]
DDRA_DQ12_R [15,16,17]
DDRA_DQ9_R [15,16,17]
DQS1_A_R [15,16,17]
DDRA_DQ11_R [15,16,17]
DDRA_DQ20_R [15,16,17]
DDRA_DQ16_R [15,16,17]
DQS11_A_R [15,16,17]
DDRA_DQ22_R [15,16,17]
DDRA_DQ19_R [15,16,17]
DDRA_DQ23_R [15,16,17]
DDRA_DQ17_R [15,16,17]
DQS2_A_R [15,16,17]
DDRA_DQ21_R [15,16,17]
DDRA_DQ18_R [15,16,17]
DQS3_A_R [15,16,17]
DQS12_A_R [15,16,17]
DDRA_DQ26_R [15,16,17]
DDRA_DQ24_R [15,16,17]
DDRA_DQ28_R [15,16,17]
DDRA_DQ29_R [15,16,17]
DDRA_DQ32_R [15,16,17]
DDRA_DQ36_R [15,16,17]
DDRA_DQ37_R [15,16,17]
DDRA_DQ33_R [15,16,17]
CB2_A_R [15,16,17]
CB7_A_R [15,16,17]
VCC2_5 VCC2_5 VCC2_5
C1515
22U/12
C1521
22U/12
1
C216 0.1U/6
C219 0.1U/6
C222 0.1U/6
C225 0.1U/6
C228 0.01U/6
C231 0.01U/6
C1516
22U/12
C1522
22U/12
14 57T uesday, September 23, 2003
1.0
RN1
3
1 2
3 4
5 6
7 8
8P4R-10
RN3
1 2
3 4
5 6
7 8
8P4R-10
RN5
1 2
3 4
5 6
7 8
8P4R-10
RN7
1 2
3 4
5 6
7 8
8P4R-10
RN9
1 2
3 4
5 6
7 8
8P4R-10
RN11
1 2
3 4
5 6
7 8
8P4R-10
RN13
1 2
3 4
5 6
7 8
8P4R-10
RN15
1 2
3 4
5 6
7 8
8P4R-10
RN17
1 2
3 4
5 6
7 8
8P4R-10
RN19
1 2
3 4
5 6
7 8
8P4R-10
RN21
1 2
3 4
5 6
7 8
8P4R-10
DQS4_A_R [15,16,17]
DDRA_DQ34_R [15,16,17]
DQS13_A_R [15,16,17]
DDRA_DQ42_R [15,16,17]
DDRA_DQ46_R [15,16,17]
DDRA_DQ43_R [15,16,17]
DDRA_DQ47_R [15,16,17]
DQS14_A_R [15,16,17]
DQS5_A_R [15,16,17]
DDRA_DQ48_R [15,16,17]
DDRA_DQ52_R [15,16,17]
DDRA_DQ49_R [15,16,17]DDRA_DQ9[12]
DDRA_DQ53_R [15,16,17]
DDRA_DQ50_R [15,16,17]
DDRA_DQ51_R [15,16,17]
DDRA_DQ61_R [15,16,17]
DQS15_A_R [15,16,17]
DDRA_DQ54_R [15,16,17]
DQS6_A_R [15,16,17]
DDRA_DQ55_R [15,16,17]
DDRA_DQ56_R [15,16,17]
DQS16_A_R [15,16,17]
DDRA_DQ57_R [15,16,17]
DDRA_DQ62_R [15,16,17]
DDRA_DQ58_R [15,16,17]
DDRA_DQ59_R [15,16,17]
DDRA_DQ39_R [15,16,17]
DDRA_DQ40_R [15,16,17]
DDRA_DQ44_R [15,16,17]
CB0_A_R [15,16,17]
CB1_A_R [15,16,17]
DQS8_A_R [15,16,17]
DQS17_A_R [15,16,17]
DDRA_DQ31_R [15,16,17]
CB5_A_R [15,16,17]
2
DQS4_A[12]
DDRA_DQ34[12]
DQS13_A[12]
DDRA_DQ38[12] DDRA_DQ38_R [15,16,17]
DDRA_DQ42[12]
DDRA_DQ46[12]
DDRA_DQ43[12]
DDRA_DQ47[12]
DDRA_DQ41[12] DDRA_DQ41_R [15,16,17]
DDRA_DQ45[12] DDRA_DQ45_R [15,16,17]
DQS14_A[12]
DQS5_A[12]
DDRA_DQ48[12]
DDRA_DQ52[12]
DDRA_DQ49[12]
DDRA_DQ53[12]
DDRA_DQ50[12]
DDRA_DQ51[12]
DDRA_DQ60[12] DDRA_DQ60_R [15,16,17]
DDRA_DQ61[12]
DQS15_A[12]
DDRA_DQ54[12]
DQS6_A[12]
DDRA_DQ55[12]
DDRA_DQ56[12]
DQS16_A[12]
DDRA_DQ57[12]
DDRA_DQ62[12]
DQS7_A[12] DQS7_A_R [15,16,17]
DDRA_DQ63[12] DDRA_DQ63_R [15,16,17]
DDRA_DQ58[12]
DDRA_DQ59[12]
DDRA_DQ39[12]
DDRA_DQ35[12] DDRA_DQ35_R [15,16,17]
DDRA_DQ40[12]
DDRA_DQ44[12]
CB0_A[12]
CB1_A[12]
DQS8_A[12]
DQS17_A[12]
DDRA_DQ27[12] DDRA_DQ27_R [15,16,17]
DDRA_DQ31[12]
CB4_A[12] CB4_A_R [15,16,17]
CB5_A[12]
4
C214 0.1U/6
C217 0.1U/6
C220 0.1U/6
C223 0.1U/6
C226 0.01U/6
C229 0.01U/6
0.1UF Backside or Frontside Caps
6 Caps between each pair of DIMM
Place 150uF caps aurrounding A DIMM
VCC2_5
C1511
22U/12
VCC2_5
C1517
22U/12
Title
Size Document Number Rev
Date: Sheet of
C215 0.1U/6
C218 0.1U/6
C221 0.1U/6
C224 0.1U/6
C227 0.01U/6
C230 0.01U/6
VCC2_5
EC21 150U/S
EC22 150U/S
EC23 150U/S
EC24 150U/S
EC25 150U/S
C1512
22U/12
C1518
22U/12
C1513
22U/12
C1519
22U/12
C1514
22U/12
C1520
22U/12
GIGA-BYTE TECHNOLOGY CO., LTD.
DDR CHNNEL A SERIES RESISTORS
GA-8IP533A
![](/html/5f/5faf/5fafe2807c989a9f6c1839b19b2ef003142ccd01aae9f66221d27b8ee60d6025/bgf.png)
5
4
3
2
1
DIMM A-1 DIMM A-2
J1
R190
8.2k/6
2
4
6
8
5
97
94
95
98
99
12
13
19
20
14
107
105
106
109
110
23
24
28
31
25
119
114
117
121
123
33
35
39
40
36
129
126
127
131
133
53
55
57
60
56
149
146
147
150
151
61
64
68
69
67
159
153
155
161
162
72
73
79
80
78
169
165
166
170
171
83
84
87
88
86
177
174
175
178
179
44
45
49
51
47
140
134
135
142
144
DDR DIMM_1
DQ0
DQ1
DQ2
DQ3
DQS0
DQS9
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
DQ10
DQ11
DQS1
DQS10
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQS2
DQS11
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQS3
DQS12
DQ28
DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQS4
DQS13
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQS5
DQS14
DQ44
DQ45
DQ46
DQ47
DQ48
DQ49
DQ50
DQ51
DQS6
DQS15
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQS7
DQS16
DQ60
DQ61
DQ62
DQ63
CB0
CB1
CB2
CB3
DQS8
DQS17
CB4
CB5
CB6
CB7
VREF
VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VDDID
VDDSPD
VDD1
VDD2
VDD3
VDD4
VDD5
VDD6
VDD7
VDD8
VDD9
VDDQ1
VDDQ2
VDDQ3
VDDQ4
VDDQ5
VDDQ6
VDDQ7
VDDQ8
VDDQ9
VDDQ10
VDDQ11
VDDQ12
VDDQ13
VDDQ14
VDDQ15
VDDQ16
MA10
MA11
MA12
WE_N
CAS_N
RAS_N
NC_FETEN
NC_S2_N
NC_S3_N
MA13
RESET
DU_CK1
DU_CK1_N
DU_CK2
DU_CK2_N
CKE0
CKE1
CK0_N
S0_N
S1_N
DDRA_DQ0_R[14,16,17]
DDRA_DQ1_R[14,16,17]
DDRA_DQ2_R[14,16,17]
DDRA_DQ3_R[14,16,17]
DQS0_A_R[14,16,17]
D D
C C
B B
A A
DQS9_A_R[14,16,17]
DDRA_DQ4_R[14,16,17]
DDRA_DQ5_R[14,16,17]
DDRA_DQ6_R[14,16,17]
DDRA_DQ7_R[14,16,17]
DDRA_DQ8_R[14,16,17]
DDRA_DQ9_R[14,16,17]
DDRA_DQ10_R[14,16,17]
DDRA_DQ11_R[14,16,17]
DQS1_A_R[14,16,17]
DQS10_A_R[14,16,17]
DDRA_DQ12_R[14,16,17]
DDRA_DQ13_R[14,16,17]
DDRA_DQ14_R[14,16,17]
DDRA_DQ15_R[14,16,17]
DDRA_DQ16_R[14,16,17]
DDRA_DQ17_R[14,16,17]
DDRA_DQ18_R[14,16,17]
DDRA_DQ19_R[14,16,17]
DQS2_A_R[14,16,17]
DQS11_A_R[14,16,17]
DDRA_DQ20_R[14,16,17]
DDRA_DQ21_R[14,16,17]
DDRA_DQ22_R[14,16,17]
DDRA_DQ23_R[14,16,17]
DDRA_DQ24_R[14,16,17]
DDRA_DQ25_R[14,16,17]
DDRA_DQ26_R[14,16,17]
DDRA_DQ27_R[14,16,17]
DQS3_A_R[14,16,17]
DQS12_A_R[14,16,17]
DDRA_DQ28_R[14,16,17]
DDRA_DQ29_R[14,16,17]
DDRA_DQ30_R[14,16,17]
DDRA_DQ31_R[14,16,17]
DDRA_DQ32_R[14,16,17]
DDRA_DQ33_R[14,16,17]
DDRA_DQ34_R[14,16,17]
DDRA_DQ35_R[14,16,17]
DQS4_A_R[14,16,17]
DQS13_A_R[14,16,17]
DDRA_DQ36_R[14,16,17]
DDRA_DQ37_R[14,16,17]
DDRA_DQ38_R[14,16,17]
DDRA_DQ39_R[14,16,17]
DDRA_DQ40_R[14,16,17]
DDRA_DQ41_R[14,16,17]
DDRA_DQ42_R[14,16,17]
DDRA_DQ43_R[14,16,17]
DQS5_A_R[14,16,17]
DQS14_A_R[14,16,17]
DDRA_DQ44_R[14,16,17]
DDRA_DQ45_R[14,16,17]
DDRA_DQ46_R[14,16,17]
DDRA_DQ47_R[14,16,17]
DDRA_DQ48_R[14,16,17]
DDRA_DQ49_R[14,16,17]
DDRA_DQ50_R[14,16,17]
DDRA_DQ51_R[14,16,17]
DQS6_A_R[14,16,17]
DQS15_A_R[14,16,17]
DDRA_DQ52_R[14,16,17]
DDRA_DQ53_R[14,16,17]
DDRA_DQ54_R[14,16,17]
DDRA_DQ55_R[14,16,17]
DDRA_DQ56_R[14,16,17]
DDRA_DQ57_R[14,16,17]
DDRA_DQ58_R[14,16,17]
DDRA_DQ59_R[14,16,17]
DQS7_A_R[14,16,17]
DQS16_A_R[14,16,17]
DDRA_DQ60_R[14,16,17]
DDRA_DQ61_R[14,16,17]
DDRA_DQ62_R[14,16,17]
DDRA_DQ63_R[14,16,17]
CB0_A_R[14,16,17]
CB1_A_R[14,16,17]
CB2_A_R[14,16,17]
CB3_A_R[14,16,17]
DQS8_A_R[14,16,17]
DQS17_A_R[14,16,17]
CB4_A_R[14,16,17]
CB5_A_R[14,16,17]
CB6_A_R[14,16,17]
CB7_A_R[14,16,17]
DIMM_A1_SA0
DIMM_A1_SA1
DIMM_A1_SA2
000
R188
8.2k/6
5
R189
8.2k/6
VSS
MA0
MA1
MA2
MA3
MA4
MA5
MA6
MA7
MA8
MA9
NC3
NC1
NC2
NC4
NC5
BA0
BA1
BA2
CK0
SDA
SCL
SA0
SA1
SA2
VREF_DDR_DIMM
1
50
3
11
18
26
34
42
58
66
74
81
89
176
160
152
145
139
132
124
116
100
93
82
184
7
38
46
70
85
168
148
120
108
15
22
30
54
62
77
180
172
164
156
143
136
128
112
104
96
48
43
41
130
37
32
125
29
122
27
141
118
115
103
63
65
154
9
90
173
102
101
71
163
167
10
16
17
75
76
21
111
59
52
113
137
138
91
R1766 47/6
92
181
182
183
157
158
4
C1641
0.01U/6
VCC3
VCC2_5
DDRA_MA0_R [12,16,17]
DDRA_MA1_R [12,16,17]
DDRA_MA2_R [12,16,17]
DDRA_MA3_R [12,16,17]
DDRA_MA4_R [12,16,17]
DDRA_MA5_R [12,16,17]
DDRA_MA6_R [12,16,17]
DDRA_MA7_R [12,16,17]
DDRA_MA8_R [12,16,17]
DDRA_MA9_R [12,16,17]
DDRA_MA10_R [12,16,17]
DDRA_MA11_R [12,16,17]
DDRA_MA12_R [12,16,17]
DDRA_WE_N_R
DDRA_CAS_N_R
DDRA_RAS_N_R
PCIRST2_5_N
R173 0/6
R175
0/6
R177 0/6/X
DIMM_A1_SA0
DIMM_A1_SA1
DIMM_A1_SA2
DDRA_CS0_N_R
DDRA_CS1_N_R
VREF_DDR_DIMM [12,16,19,20,52]
C232
0.1U/6
VDD_ID [16,19,20,49]
DDRA_WE_N_R [12,16,17]
DDRA_CAS_N_R [12,16,17]
DDRA_RAS_N_R [12,16,17]
PCIRST2_5_N [11,16,19,20,36]
DDRA_CKE0
DDRA_CKE1 DDRA_CKE1
DDRA_BA0_R
DDRA_BA1_R
DDRA_CMDCLK0
D DRA_CMDCLK0_N
ICH3_SMBDATA
ICH3_SMBCLK
DDRA_CS0_N_R [12,17]
DDRA_CS1_N_R [12,17]
DDRA_CKE0 [12,16,17]
DDRA_CKE1 [12,16,17]
DDRA_BA0_R [12,16,17]
DDRA_BA1_R [12,16,17]
DDRA_CMDCLK0 [12]
D DRA_CMDCLK0_N [12]
ICH3_SMBDATA [11,16,19,20,24,37,46]
ICH3_SMBCLK [11,16,19,20,24,37,46]
DIMM_A2_SA0
DIMM_A2_SA1
DIMM_A2_SA2
001
3
R185
8.2k/6
VCC3
R181
8.2k/6
R186
8.2k/6
DDRA_DQ0_R
DDRA_DQ1_R
DDRA_DQ2_R
DDRA_DQ3_R
DQS0_A_R
DQS9_A_R
DDRA_DQ4_R
DDRA_DQ5_R
DDRA_DQ6_R
DDRA_DQ7_R
DDRA_DQ8_R
DDRA_DQ9_R
DDRA_DQ10_R
DDRA_DQ11_R
DQS1_A_R
DQS10_A_R
DDRA_DQ12_R
DDRA_DQ13_R
DDRA_DQ14_R
DDRA_DQ15_R
DDRA_DQ16_R
DDRA_DQ17_R
DDRA_DQ18_R
DDRA_DQ19_R
DQS2_A_R
DQS11_A_R
DDRA_DQ20_R
DDRA_DQ21_R
DDRA_DQ22_R
DDRA_DQ23_R
DDRA_DQ24_R
DDRA_DQ25_R
DDRA_DQ26_R
DDRA_DQ27_R
DQS3_A_R
DQS12_A_R
DDRA_DQ28_R
DDRA_DQ29_R
DDRA_DQ30_R
DDRA_DQ31_R
DDRA_DQ32_R
DDRA_DQ33_R
DDRA_DQ34_R
DDRA_DQ35_R
DQS4_A_R
DQS13_A_R
DDRA_DQ36_R
DDRA_DQ37_R
DDRA_DQ38_R
DDRA_DQ39_R
DDRA_DQ40_R
DDRA_DQ41_R
DDRA_DQ42_R
DDRA_DQ43_R
DQS5_A_R
DQS14_A_R
DDRA_DQ44_R
DDRA_DQ45_R
DDRA_DQ46_R
DDRA_DQ47_R
DDRA_DQ48_R
DDRA_DQ49_R
DDRA_DQ50_R
DDRA_DQ51_R
DQS6_A_R
DQS15_A_R
DDRA_DQ52_R
DDRA_DQ53_R
DDRA_DQ54_R
DDRA_DQ55_R
DDRA_DQ56_R
DDRA_DQ57_R
DDRA_DQ58_R
DDRA_DQ59_R
DQS7_A_R
DQS16_A_R
DDRA_DQ60_R
DDRA_DQ61_R
DDRA_DQ62_R
DDRA_DQ63_R
CB0_A_R
CB1_A_R
CB2_A_R
CB3_A_R
DQS8_A_R
DQS17_A_R
CB4_A_R
CB5_A_R
CB6_A_R
CB7_A_R
2
4
6
8
5
97
94
95
98
99
12
13
19
20
14
107
105
106
109
110
23
24
28
31
25
119
114
117
121
123
33
35
39
40
36
129
126
127
131
133
53
55
57
60
56
149
146
147
150
151
61
64
68
69
67
159
153
155
161
162
72
73
79
80
78
169
165
166
170
171
83
84
87
88
86
177
174
175
178
179
44
45
49
51
47
140
134
135
142
144
DDR DIMM_1
J2
DQ0
DQ1
DQ2
DQ3
DQS0
DQS9
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
DQ10
DQ11
DQS1
DQS10
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQS2
DQS11
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQS3
DQS12
DQ28
DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQS4
DQS13
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQS5
DQS14
DQ44
DQ45
DQ46
DQ47
DQ48
DQ49
DQ50
DQ51
DQS6
DQS15
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQS7
DQS16
DQ60
DQ61
DQ62
DQ63
CB0
CB1
CB2
CB3
DQS8
DQS17
CB4
CB5
CB6
CB7
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VDDID
VDDSPD
VDDQ1
VDDQ2
VDDQ3
VDDQ4
VDDQ5
VDDQ6
VDDQ7
VDDQ8
VDDQ9
VDDQ10
VDDQ11
VDDQ12
VDDQ13
VDDQ14
VDDQ15
VDDQ16
MA10
MA11
MA12
WE_N
CAS_N
RAS_N
NC_FETEN
NC_S2_N
NC_S3_N
MA13
RESET
DU_CK1
DU_CK1_N
DU_CK2
DU_CK2_N
CK0_N
2
VREF_DDR_DIMM
VREF
VSS
VSS1
VSS2
VSS3
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VDD1
VDD2
VDD3
VDD4
VDD5
VDD6
VDD7
VDD8
VDD9
MA0
MA1
MA2
MA3
MA4
MA5
MA6
MA7
MA8
MA9
NC3
NC1
NC2
NC4
NC5
CKE0
CKE1
BA0
BA1
BA2
CK0
SDA
SCL
SA0
SA1
SA2
S0_N
S1_N
1
50
3
11
18
26
34
42
58
66
74
81
89
176
160
152
145
139
132
124
116
100
93
82
184
7
38
46
70
85
168
148
120
108
15
22
30
54
62
77
180
172
164
156
143
136
128
112
104
96
48
43
41
130
37
32
125
29
122
27
141
118
115
103
63
65
154
9
90
173
102
101
71
163
167
10
16
17
75
76
21
111
59
52
113
137
138
R1767 47/6
91
92
181
182
183
157
158
C1642
0.01U/6
VDD_ID
VCC3
VCC2_5
DDRA_MA0_R
DDRA_MA1_R
DDRA_MA2_R
DDRA_MA3_R
DDRA_MA4_R
DDRA_MA5_R
DDRA_MA6_R
DDRA_MA7_R
DDRA_MA8_R
DDRA_MA9_R
DDRA_MA10_R
DDRA_MA11_R
DDRA_MA12_R
DDRA_WE_N_R
DDRA_CAS_N_R
DDRA_RAS_N_R
PCIRST2_5_N
R174 0/6
R176
0/6
R178 0/6/X
DDRA_BA0_R
DDRA_BA1_R
DIMM_A2_SA0
DIMM_A2_SA1
DIMM_A2_SA2
DDRA_CS2_N_R
DDRA_CS3_N_R
Title
Size Document Number Rev
GIGA-BYTE TECHNOLOGY CO., LTD.
DDR DIMM A1 AND A2
Date: Sheet of
C233
0.1U/6
VREF_DDR_DIMM
DDRA_CMDCLK1
D DRA_CMDCLK1_N
ICH3_SMBDATA
ICH3_SMBCLK
DDRA_CS2_N_R [12,21]
DDRA_CS3_N_R [12,17]
GA-8IP533A
C1647
10U/12
C1648
10U/12
C1649
10U/12
DDRA_CKE0
DDRA_CMDCLK1 [12]
D DRA_CMDCLK1_N [12]
ICH3_SMBDATA [11,16,19,20,24,37,46]
ICH3_SMBCLK [11,16,19,20,24,37,46]
15 57T uesday, September 23, 2003
1
C1650
10U/12
1.0
![](/html/5f/5faf/5fafe2807c989a9f6c1839b19b2ef003142ccd01aae9f66221d27b8ee60d6025/bg10.png)
5
4
3
2
1
DIMM A-3
J3
DDRA_DQ0_R[14,15,17]
DDRA_DQ1_R[14,15,17]
DDRA_DQ2_R[14,15,17]
D D
C C
B B
A A
5
DDRA_DQ3_R[14,15,17]
DQS0_A_R[14,15,17]
DQS9_A_R[14,15,17]
DDRA_DQ4_R[14,15,17]
DDRA_DQ5_R[14,15,17]
DDRA_DQ6_R[14,15,17]
DDRA_DQ7_R[14,15,17]
DDRA_DQ8_R[14,15,17]
DDRA_DQ9_R[14,15,17]
DDRA_DQ10_R[14,15,17]
DDRA_DQ11_R[14,15,17]
DQS1_A_R[14,15,17]
DQS10_A_R[14,15,17]
DDRA_DQ12_R[14,15,17]
DDRA_DQ13_R[14,15,17]
DDRA_DQ14_R[14,15,17]
DDRA_DQ15_R[14,15,17]
DDRA_DQ16_R[14,15,17]
DDRA_DQ17_R[14,15,17]
DDRA_DQ18_R[14,15,17]
DDRA_DQ19_R[14,15,17]
DQS2_A_R[14,15,17]
DQS11_A_R[14,15,17]
DDRA_DQ20_R[14,15,17]
DDRA_DQ21_R[14,15,17]
DDRA_DQ22_R[14,15,17]
DDRA_DQ23_R[14,15,17]
DDRA_DQ24_R[14,15,17]
DDRA_DQ25_R[14,15,17]
DDRA_DQ26_R[14,15,17]
DDRA_DQ27_R[14,15,17]
DQS3_A_R[14,15,17]
DQS12_A_R[14,15,17]
DDRA_DQ28_R[14,15,17]
DDRA_DQ29_R[14,15,17]
DDRA_DQ30_R[14,15,17]
DDRA_DQ31_R[14,15,17]
DDRA_DQ32_R[14,15,17]
DDRA_DQ33_R[14,15,17]
DDRA_DQ34_R[14,15,17]
DDRA_DQ35_R[14,15,17]
DQS4_A_R[14,15,17]
DQS13_A_R[14,15,17]
DDRA_DQ36_R[14,15,17]
DDRA_DQ37_R[14,15,17]
DDRA_DQ38_R[14,15,17]
DDRA_DQ39_R[14,15,17]
DDRA_DQ40_R[14,15,17]
DDRA_DQ41_R[14,15,17]
DDRA_DQ42_R[14,15,17]
DDRA_DQ43_R[14,15,17]
DQS5_A_R[14,15,17]
DQS14_A_R[14,15,17]
DDRA_DQ44_R[14,15,17]
DDRA_DQ45_R[14,15,17]
DDRA_DQ46_R[14,15,17]
DDRA_DQ47_R[14,15,17]
DDRA_DQ48_R[14,15,17]
DDRA_DQ49_R[14,15,17]
DDRA_DQ50_R[14,15,17]
DDRA_DQ51_R[14,15,17]
DQS6_A_R[14,15,17]
DQS15_A_R[14,15,17]
DDRA_DQ52_R[14,15,17]
DDRA_DQ53_R[14,15,17]
DDRA_DQ54_R[14,15,17]
DDRA_DQ55_R[14,15,17]
DDRA_DQ56_R[14,15,17]
DDRA_DQ57_R[14,15,17]
DDRA_DQ58_R[14,15,17]
DDRA_DQ59_R[14,15,17]
DQS7_A_R[14,15,17]
DQS16_A_R[14,15,17]
DDRA_DQ60_R[14,15,17]
DDRA_DQ61_R[14,15,17]
DDRA_DQ62_R[14,15,17]
DDRA_DQ63_R[14,15,17]
CB0_A_R[14,15,17]
CB1_A_R[14,15,17]
CB2_A_R[14,15,17]
CB3_A_R[14,15,17]
DQS8_A_R[14,15,17]
DQS17_A_R[14,15,17]
CB4_A_R[14,15,17]
CB5_A_R[14,15,17]
CB6_A_R[14,15,17]
CB7_A_R[14,15,17]
4
DDRA_DQ0_R
DDRA_DQ1_R
DDRA_DQ2_R
DDRA_DQ3_R
DQS0_A_R
DQS9_A_R
DDRA_DQ4_R
DDRA_DQ5_R
DDRA_DQ6_R
DDRA_DQ7_R
DDRA_DQ8_R
DDRA_DQ9_R
DDRA_DQ10_R
DDRA_DQ11_R
DQS1_A_R
DQS10_A_R
DDRA_DQ12_R
DDRA_DQ13_R
DDRA_DQ14_R
DDRA_DQ15_R
DDRA_DQ16_R
DDRA_DQ17_R
DDRA_DQ18_R
DDRA_DQ19_R
DQS2_A_R
DQS11_A_R
DDRA_DQ20_R
DDRA_DQ21_R
DDRA_DQ22_R
DDRA_DQ23_R
DDRA_DQ24_R
DDRA_DQ25_R
DDRA_DQ26_R
DDRA_DQ27_R
DQS3_A_R
DQS12_A_R
DDRA_DQ28_R
DDRA_DQ29_R
DDRA_DQ30_R
DDRA_DQ31_R
DDRA_DQ32_R
DDRA_DQ33_R
DDRA_DQ34_R
DDRA_DQ35_R
DQS4_A_R
DQS13_A_R
DDRA_DQ36_R
DDRA_DQ37_R
DDRA_DQ38_R
DDRA_DQ39_R
DDRA_DQ40_R
DDRA_DQ41_R
DDRA_DQ42_R
DDRA_DQ43_R
DQS5_A_R
DQS14_A_R
DDRA_DQ44_R
DDRA_DQ45_R
DDRA_DQ46_R
DDRA_DQ47_R
DDRA_DQ48_R
DDRA_DQ49_R
DDRA_DQ50_R
DDRA_DQ51_R
DQS6_A_R
DQS15_A_R
DDRA_DQ52_R
DDRA_DQ53_R
DDRA_DQ54_R
DDRA_DQ55_R
DDRA_DQ56_R
DDRA_DQ57_R
DDRA_DQ58_R
DDRA_DQ59_R
DQS7_A_R
DQS16_A_R
DDRA_DQ60_R
DDRA_DQ61_R
DDRA_DQ62_R
DDRA_DQ63_R
CB0_A_R
CB1_A_R
CB2_A_R
CB3_A_R
DQS8_A_R
DQS17_A_R
CB4_A_R
CB5_A_R
CB6_A_R
CB7_A_R
107
105
106
109
110
119
114
117
121
123
129
126
127
131
133
149
146
147
150
151
159
153
155
161
162
169
165
166
170
171
177
174
175
178
179
140
134
135
142
144
2
4
6
8
5
97
94
95
98
99
12
13
19
20
14
23
24
28
31
25
33
35
39
40
36
53
55
57
60
56
61
64
68
69
67
72
73
79
80
78
83
84
87
88
86
44
45
49
51
47
DQ0
DQ1
DQ2
DQ3
DQS0
DQS9
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
DQ10
DQ11
DQS1
DQS10
DQ12
DQ13
DQ14
DQ15
DQ16
DQ17
DQ18
DQ19
DQS2
DQS11
DQ20
DQ21
DQ22
DQ23
DQ24
DQ25
DQ26
DQ27
DQS3
DQS12
DQ28
DQ29
DQ30
DQ31
DQ32
DQ33
DQ34
DQ35
DQS4
DQS13
DQ36
DQ37
DQ38
DQ39
DQ40
DQ41
DQ42
DQ43
DQS5
DQS14
DQ44
DQ45
DQ46
DQ47
DQ48
DQ49
DQ50
DQ51
DQS6
DQS15
DQ52
DQ53
DQ54
DQ55
DQ56
DQ57
DQ58
DQ59
DQS7
DQS16
DQ60
DQ61
DQ62
DQ63
CB0
CB1
CB2
CB3
DQS8
DQS17
CB4
CB5
CB6
CB7
DDR DIMM_1
1
VREF
50
VSS
3
VSS1
11
VSS2
18
VSS3
26
VSS4
34
VSS5
42
VSS6
58
VSS7
66
VSS8
74
VSS9
81
VSS10
89
VSS11
176
VSS12
160
VSS13
152
VSS14
145
VSS15
139
VSS16
132
VSS17
124
VSS18
116
VSS19
100
VSS20
93
VSS21
82
VDDID
184
VDDSPD
7
VDD1
38
VDD2
46
VDD3
70
VDD4
85
VDD5
168
VDD6
148
VDD7
120
VDD8
108
VDD9
15
VDDQ1
22
VDDQ2
30
VDDQ3
54
VDDQ4
62
VDDQ5
77
VDDQ6
180
VDDQ7
172
VDDQ8
164
VDDQ9
156
VDDQ10
143
VDDQ11
136
VDDQ12
128
VDDQ13
112
VDDQ14
104
VDDQ15
96
VDDQ16
48
MA0
43
MA1
41
MA2
130
MA3
37
MA4
32
MA5
125
MA6
29
MA7
122
MA8
27
MA9
141
MA10
118
MA11
115
MA12
103
NC3
63
WE_N
65
CAS_N
154
RAS_N
9
NC1
90
NC2
173
NC_FETEN
102
NC4
101
NC5
71
NC_S2_N
163
NC_S3_N
167
MA13
10
RESET
16
DU_CK1
17
DU_CK1_N
75
DU_CK2
76
DU_CK2_N
21
CKE0
111
CKE1
59
BA0
52
BA1
113
BA2
137
CK0
138
CK0_N
3
SDA
SCL
SA0
SA1
SA2
S0_N
S1_N
R1768 47/6
91
92
181
182
183
157
158
C1643
0.01U/6
VCC3
VCC2_5
DDRA_MA0_R
DDRA_MA1_R
DDRA_MA2_R
DDRA_MA3_R
DDRA_MA4_R
DDRA_MA5_R
DDRA_MA6_R
DDRA_MA7_R
DDRA_MA8_R
DDRA_MA9_R
DDRA_MA10_R
DDRA_MA11_R
DDRA_MA12_R
DDRA_WE_N_R
DDRA_CAS_N_R
DDRA_RAS_N_R
PCIRST2_5_N
DIMM_A3_SA0
DIMM_A3_SA1
DIMM_A3_SA2
DDRA_CS4_N_R
DDRA_CS5_N_R
VDD_ID [15,19,20,49]
R191 0/6
R192
0/6
R193 0/6/X
DDRA_BA0_R
DDRA_BA1_R
DDRA_CMDCLK2
D DRA_CMDCLK2_N
ICH3_SMBDATA
ICH3_SMBCLK
DDRA_CS4_N_R [12,17]
DDRA_CS5_N_R [12,17]
VREF_DDR_DIMM [12,15,19,20,52]
C234
0.1U/6
DDRA_MA0_R [12,15,17]
DDRA_MA1_R [12,15,17]
DDRA_MA2_R [12,15,17]
DDRA_MA3_R [12,15,17]
DDRA_MA4_R [12,15,17]
DDRA_MA5_R [12,15,17]
DDRA_MA6_R [12,15,17]
DDRA_MA7_R [12,15,17]
DDRA_MA8_R [12,15,17]
DDRA_MA9_R [12,15,17]
DDRA_MA10_R [12,15,17]
DDRA_MA11_R [12,15,17]
DDRA_MA12_R [12,15,17]
DDRA_WE_N_R [12,15,17]
DDRA_CAS_N_R [12,15,17]
DDRA_RAS_N_R [12,15,17]
PCIRST2_5_N [11,15,19,20,36]
DDRA_CKE0 [12,15,17]
DDRA_CKE1 [12,15,17]
DDRA_BA0_R [12,15,17]
DDRA_BA1_R [12,15,17]
DDRA_CMDCLK2 [12]
D DRA_CMDCLK2_N [12]
ICH3_SMBDATA [11,15,19,20,24,37,46]
ICH3_SMBCLK [11,15,19,20,24,37,46]
2
VCC3
R195
8.2K/6
DIMM_A3_SA1
DIMM_A3_SA0
DIMM_A3_SA2
R199
R197
8.2K/6
8.2K/6
010
Title
Size Document Number Rev
Date: Sheet of
GIGA-BYTE TECHNOLOGY CO., LTD.
DDR DIMM A3
GA-8IP533A
16 57T uesday, September 23, 2003
1
1.0
![](/html/5f/5faf/5fafe2807c989a9f6c1839b19b2ef003142ccd01aae9f66221d27b8ee60d6025/bg11.png)
5
VTT_DDR
C235 0.1U/6
C236 0.1U/6
C238 0.1U/6
D D
C240 0.1U/6
C242 0.1U/6
C244 0.1U/6
C246 0.1U/6
C248 0.1U/6
C250 0.1U/6
C252 0.1U/6
C254 0.1U/6
C256 0.1U/6
C257 0.1U/6
C C
C258 0.1U/6
C259 0.1U/6
C260 0.1U/6
C262 0.1U/6
C264 0.1U/6
C266 0.1U/6
C268 0.1U/6
C270 0.1U/6
C272 0.1U/6
B B
C274 0.1U/6
C277 0.1U/6
C279 0.1U/6
C281 0.1U/6
C282 0.1U/6
C283 0.1U/6
C284 0.1U/6
C285 0.1U/6
C286 0.1U/6
C287 0.1U/6
A A
C288 0.1U/6
C289 0.1U/6
C290 0.1U/6
VTT_DDR
RN23
1 2
3 4
5 6
7 8
8P4R-39
RN26
1 2
3 4
5 6
7 8
8P4R-39
RN29
1 2
3 4
5 6
7 8
8P4R-39
RN32
1 2
3 4
5 6
7 8
8P4R-39
RN35
1 2
3 4
5 6
7 8
8P4R-39
RN38
1 2
3 4
5 6
7 8
8P4R-39
RN40
1 2
3 4
5 6
7 8
8P4R-39
RN42
1 2
3 4
5 6
7 8
8P4R-39
RN44
1 2
3 4
5 6
7 8
8P4R-39
RN46
1 2
3 4
5 6
7 8
8P4R-39
RN48
1 2
3 4
5 6
7 8
8P4R-39
RN50
1 2
3 4
5 6
7 8
8P4R-39
RN52
1 2
3 4
5 6
7 8
8P4R-39
DDRA_DQ1_R [14,15,16]
DDRA_DQ5_R [14,15,16]
DDRA_DQ4_R [14,15,16]
DDRA_DQ0_R [14,15,16]
DDRA_DQ2_R [14,15,16]
DDRA_DQ6_R [14,15,16]
DQS9_A_R [14,15,16]
DQS0_A_R [14,15,16]
DQS1_A_R [14,15,16] DQS16_A_R [14,15,16]
DQS10_A_R [14,15,16]
DDRA_DQ13_R [14,15,16]
DDRA_DQ9_R [14,15,16]
DDRA_DQ11_R [14,15,16]
DDRA_DQ10_R [14,15,16]
DDRA_DQ15_R [14,15,16]
DDRA_DQ14_R [14,15,16]
DDRA_DQ17_R [14,15,16]
DDRA_MA12_R [12,15,16]
DDRA_DQ16_R [14,15,16]
DDRA_DQ20_R [14,15,16]
DDRA_DQ22_R [14,15,16]
DDRA_MA7_R [12,15,16]
DDRA_DQ18_R [14,15,16] DDRA_CKE0 [12,15,16]
DQS11_A_R [14,15,16]
DDRA_DQ27_R [14,15,16]
DDRA_DQ26_R [14,15,16]
DDRA_DQ30_R [14,15,16]
DDRA_MA3_R [12,15,16]
DDRA_MA4_R [12,15,16]
DQS12_A_R [14,15,16]
DQS3_A_R [14,15,16]
DDRA_DQ25_R [14,15,16]
DDRA_DQ37_R [14,15,16]
DDRA_DQ33_R [14,15,16]
DDRA_DQ36_R [14,15,16]
DDRA_DQ32_R [14,15,16]
DDRA_DQ38_R [14,15,16]
DQS13_A_R [14,15,16]
DDRA_DQ34_R [14,15,16]
DQS4_A_R [14,15,16]
DDRA_DQ49_R [14,15,16]
DDRA_DQ48_R [14,15,16]
DDRA_DQ47_R [14,15,16]
DDRA_DQ43_R [14,15,16]
DDRA_DQ44_R [14,15,16]
DDRA_DQ35_R [14,15,16]
DDRA_BA0_R [12,15,16]
DDRA_DQ39_R [14,15,16]
DDRA_DQ51_R [14,15,16]
DDRA_DQ55_R [14,15,16]
DDRA_DQ50_R [14,15,16]
DDRA_DQ54_R [14,15,16]
C291 0.1U/6
5
4
VTT_DDR
RN24
1 2
3 4
5 6
7 8
8P4R-39
RN27
1 2
3 4
5 6
7 8
8P4R-39
RN30
1 2
3 4
5 6
7 8
8P4R-39
RN33
1 2
3 4
5 6
7 8
8P4R-39
RN36
1 2
3 4
5 6
7 8
8P4R-39
R200 150/6/X
R201 150/6/X
R202 150/6/X
R203 150/6/X
R204 150/6/X
R205 150/6/X
R206 150/6/X
R207 150/6/X
R208 150/6/X
R209 150/6/X
R210 150/6/X
R211 150/6/X
R212 150/6/X
R213 150/6/X
R214 150/6/X
R215 150/6/X
R216 150/6/X
R217 150/6/X
DQS17_A_R
DQS16_A_R
DQS15_A_R
DQS14_A_R
DQS13_A_R
DQS12_A_R
DQS11_A_R
DQS10_A_R
DQS9_A_R
DQS8_A_R
DQS7_A_R
DQS6_A_R
DQS5_A_R
DQS4_A_R
DQS3_A_R
DQS2_A_R
DQS1_A_R
DQS0_A_R
VTT_DDR
C1625
100U/1210
4
C1624
100U/1210
C1630
100U/1210
3
DQS15_A_R [14,15,16]
DQS6_A_R [14,15,16]
DDRA_DQ53_R [14,15,16]
DDRA_DQ52_R [14,15,16]
DDRA_DQ59_R [14,15,16]
DDRA_DQ63_R [14,15,16]
DDRA_DQ58_R [14,15,16]
DDRA_DQ62_R [14,15,16]
DQS7_A_R [14,15,16]
DDRA_DQ57_R [14,15,16]
DDRA_DQ61_R [14,15,16]
DQS8_A_R [14,15,16]
CB1_A_R [14,15,16]
CB0_A_R [14,15,16]
DDRA_MA1_R [12,15,16]
CB7_A_R [14,15,16]
CB3_A_R [14,15,16]
CB6_A_R [14,15,16]
CB2_A_R [14,15,16]
C1631
100U/1210
3
VTT_DDR
VTT_DDR
C237 0.1U/6
C239 0.1U/6
C241 0.1U/6
C243 0.1U/6
C245 0.1U/6
C247 0.1U/6
C249 0.1U/6
C251 0.1U/6
C253 0.1U/6
C255 0.1U/6
C261 0.1U/6
C263 0.1U/6
C265 0.1U/6
C267 0.1U/6
C269 0.1U/6
C271 0.1U/6
C273 0.1U/6
C276 0.1U/6
C278 0.1U/6
C280 0.1U/6
2
1
VTT_DDR
RN25
1 2
3 4
5 6
7 8
8P4R-39
RN28
1 2
3 4
5 6
7 8
8P4R-39
RN31
1 2
3 4
5 6
7 8
8P4R-39
RN34
1 2
3 4
5 6
7 8
DDRA_DQ12_R [14,15,16]
DDRA_DQ8_R [14,15,16]
DDRA_DQ3_R [14,15,16]
DDRA_DQ7_R [14,15,16]
DDRA_DQ29_R [14,15,16]
DDRA_DQ28_R [14,15,16]
DDRA_DQ24_R [14,15,16]
DDRA_MA6_R [12,15,16]
DDRA_CS5_N_R [12,16]
DDRA_CAS_N_R [12,15,16]
DDRA_CS4_N_R [12,16]
DDRA_DQ41_R [14,15,16]
DDRA_DQ56_R [14,15,16]
DDRA_DQ60_R [14,15,16]
8P4R-39
RN37
1 2
3 4
5 6
7 8
DDRA_MA10_R [12,15,16]
DQS17_A_R [14,15,16]
DDRA_MA0_R [12,15,16]
8P4R-39
VTT_DDR
RN39
1 2
3 4
5 6
7 8
8P4R-39
RN41
1 2
3 4
5 6
7 8
8P4R-39
RN43
1 2
3 4
5 6
7 8
8P4R-39
RN45
1 2
3 4
5 6
7 8
8P4R-39
RN47
1 2
3 4
5 6
7 8
8P4R-39
RN49
1 2
3 4
5 6
7 8
8P4R-39
RN51
1 2
3 4
5 6
7 8
8P4R-39
Title
Size Document Number Rev
2
Date: Sheet of
DDRA_CKE1 [12,15,16]
DDRA_BA1_R [12,15,16]
CB5_A_R [14,15,16]
CB4_A_R [14,15,16]
DDRA_MA2_R [12,15,16]
DDRA_DQ31_R [14,15,16]
DDRA_MA5_R [12,15,16]
DDRA_DQ23_R [14,15,16]
DDRA_DQ19_R [14,15,16]
DDRA_MA8_R [12,15,16]
DDRA_MA9_R [12,15,16]
DDRA_MA11_R [12,15,16]
DDRA_DQ21_R [14,15,16]
DQS2_A_R [14,15,16]
DDRA_WE_N_R [12,15,16]
DDRA_DQ45_R [14,15,16]
DDRA_RAS_N_R [12,15,16]
DDRA_DQ40_R [14,15,16]
DDRA_CS3_N_R [12,15]
DDRA_CS1_N_R [12,15]
DDRA_CS0_N_R [12,15]
DDRB_CS6_N_R [12]
DDRA_DQ46_R [14,15,16]
DDRA_DQ42_R [14,15,16]
DQS5_A_R [14,15,16]
DQS14_A_R [14,15,16]
GIGA-BYTE TECHNOLOGY CO., LTD.
DDR CHANNEL A TERMINATION
GA-8IP533A
17 57T uesday, September 23, 2003
1
1.0
![](/html/5f/5faf/5fafe2807c989a9f6c1839b19b2ef003142ccd01aae9f66221d27b8ee60d6025/bg12.png)
5
5
R220 10/6/1
R221 10/6/1
RN54
1 2
3 4
5 6
7 8
8P4R-10
RN56
1 2
3 4
5 6
7 8
8P4R-10
RN58
1 2
3 4
5 6
7 8
8P4R-10
RN60
1 2
3 4
5 6
7 8
8P4R-10
RN62
1 2
3 4
5 6
7 8
8P4R-10
RN64
1 2
3 4
5 6
7 8
8P4R-10
RN66
1 2
3 4
5 6
7 8
8P4R-10
RN68
1 2
3 4
5 6
7 8
8P4R-10
RN70
1 2
3 4
5 6
7 8
8P4R-10
RN72
1 2
3 4
5 6
7 8
8P4R-10
RN74
1 2
3 4
5 6
7 8
8P4R-10
DDRB_DQ0_R [19,20,21]
DDRB_DQ4_R [19,20,21]
DDRB_DQ2_R [19,20,21]
DDRB_DQ6_R [19,20,21]
DDRB_DQ7_R [19,20,21]
DDRB_DQ3_R [19,20,21]
DQS0_B_R [19,20,21]
DQS9_B_R [19,20,21]
DDRB_DQ13_R [19,20,21]
DQS10_B_R [19,20,21]
DDRB_DQ15_R [19,20,21]
DDRB_DQ8_R [19,20,21]
DDRB_DQ12_R [19,20,21]
DDRB_DQ9_R [19,20,21]
DQS1_B_R [19,20,21]
DDRB_DQ10_R [19,20,21]
DDRB_DQ11_R [19,20,21]
DDRB_DQ20_R [19,20,21]
DDRB_DQ16_R [19,20,21]
DDRB_DQ18_R [19,20,21]
DDRB_DQ22_R [19,20,21]
DDRB_DQ23_R [19,20,21]
DDRB_DQ19_R [19,20,21]
DDRB_DQ17_R [19,20,21]
DQS2_B_R [19,20,21]
DDRB_DQ21_R [19,20,21]
DQS11_B_R [19,20,21]
DQS3_B_R [19,20,21]
DQS12_B_R [19,20,21]
DDRB_DQ30_R [19,20,21]
DDRB_DQ26_R [19,20,21]
DDRB_DQ24_R [19,20,21]
DDRB_DQ28_R [19,20,21]
DDRB_DQ29_R [19,20,21]
DDRB_DQ25_R [19,20,21]
CB2_B_R [19,20,21]
CB6_B_R [19,20,21]
CB3_B_R [19,20,21]
CB7_B_R [19,20,21]
DDRB_DQ32_R [19,20,21]
DDRB_DQ36_R [19,20,21]
DDRB_DQ33_R [19,20,21]
DDRB_DQ37_R [19,20,21]
D D
C C
B B
A A
DDRB_DQ0[12]
DDRB_DQ4[12]
DDRB_DQ2[12]
DDRB_DQ6[12]
DDRB_DQ7[12]
DDRB_DQ3[12]
DDRB_DQ5[12] DDRB_DQ5_R [19,20,21]
DDRB_DQ1[12] DDRB_DQ1_R [19,20,21]
DQS0_B[12]
DQS9_B[12]
DDRB_DQ13[12]
DQS10_B[12]
DDRB_DQ14[12] DDRB_DQ14_R [19,20,21]
DDRB_DQ15[12]
DDRB_DQ8[12]
DDRB_DQ12[12]
DDRB_DQ9[12]
DQS1_B[12]
DDRB_DQ10[12]
DDRB_DQ11[12]
DDRB_DQ20[12]
DDRB_DQ16[12]
DDRB_DQ18[12]
DDRB_DQ22[12]
DDRB_DQ23[12]
DDRB_DQ19[12]
DDRB_DQ17[12]
DQS2_B[12]
DDRB_DQ21[12]
DQS11_B[12]
DQS3_B[12]
DQS12_B[12]
DDRB_DQ30[12]
DDRB_DQ26[12]
DDRB_DQ24[12]
DDRB_DQ28[12]
DDRB_DQ29[12]
DDRB_DQ25[12]
CB2_B[12]
CB6_B[12]
CB3_B[12]
CB7_B[12]
DDRB_DQ32[12]
DDRB_DQ36[12]
DDRB_DQ33[12]
DDRB_DQ37[12]
4
DDR Channel B Series Resistors
Place near DIMM B-1
DQS4_B[12] DQS4_B_R [19,20,21]
DQS13_B[12]
DDRB_DQ34[12]
DDRB_DQ38[12]
DDRB_DQ42[12]
DDRB_DQ46[12]
DDRB_DQ43[12]
DDRB_DQ47[12]
DDRB_DQ45[12]
DDRB_DQ41[12]
DQS14_B[12]
DQS5_B[12]
DDRB_DQ48[12] DDRB_DQ48_R [19,20,21]
DDRB_DQ52[12] DDRB_DQ52_R [19,20,21]
DDRB_DQ49[12] DDRB_DQ49_R [19,20,21]
DDRB_DQ53[12] DDRB_DQ53_R [19,20,21]
DDRB_DQ50[12]
DDRB_DQ51[12]
DDRB_DQ60[12]
DDRB_DQ61[12]
DQS15_B[12] DQS15_B_R [19,20,21]
DDRB_DQ54[12] DDRB_DQ54_R [19,20,21]
DQS6_B[12] DQS6_B_R [19,20,21]
DDRB_DQ55[12] DDRB_DQ55_R [19,20,21]
DDRB_DQ56[12]
DDRB_DQ57[12]
DQS16_B[12]
DDRB_DQ62[12]
DQS7_B[12]
DDRB_DQ58[12]
DDRB_DQ63[12]
DDRB_DQ59[12]
DDRB_DQ39[12] DDRB_DQ39_R [19,20,21]
DDRB_DQ35[12] DDRB_DQ35_R [19,20,21]
DDRB_DQ44[12] DDRB_DQ44_R [19,20,21]
DDRB_DQ40[12] DDRB_DQ40_R [19,20,21]
CB0_B[12]
CB1_B[12]
DQS8_B[12]
DQS17_B[12]
DDRB_DQ27[12]
DDRB_DQ31[12]
CB4_B[12]
CB5_B[12]
4
3
1 2
3 4
5 6
7 8
8P4R-10
1 2
3 4
5 6
7 8
8P4R-10
1 2
3 4
5 6
7 8
8P4R-10
1 2
3 4
5 6
7 8
8P4R-10
1 2
3 4
5 6
7 8
8P4R-10
1 2
3 4
5 6
7 8
8P4R-10
1 2
3 4
5 6
7 8
8P4R-10
1 2
3 4
5 6
7 8
8P4R-10
1 2
3 4
5 6
7 8
8P4R-10
1 2
3 4
5 6
7 8
8P4R-10
1 2
3 4
5 6
7 8
8P4R-10
3
RN53
RN55
RN57
RN59
RN61
RN63
RN65
RN67
RN69
RN71
RN73
DQS13_B_R [19,20,21]
DDRB_DQ34_R [19,20,21]
DDRB_DQ38_R [19,20,21]
DDRB_DQ42_R [19,20,21]
DDRB_DQ46_R [19,20,21]
DDRB_DQ43_R [19,20,21]
DDRB_DQ47_R [19,20,21]
DDRB_DQ45_R [19,20,21]
DDRB_DQ41_R [19,20,21]
DQS14_B_R [19,20,21]
DQS5_B_R [19,20,21]
DDRB_DQ50_R [19,20,21]
DDRB_DQ51_R [19,20,21]
DDRB_DQ60_R [19,20,21]
DDRB_DQ61_R [19,20,21]
DDRB_DQ56_R [19,20,21]
DDRB_DQ57_R [19,20,21]
DQS16_B_R [19,20,21]
DDRB_DQ62_R [19,20,21]
DQS7_B_R [19,20,21]
DDRB_DQ58_R [19,20,21]
DDRB_DQ63_R [19,20,21]
DDRB_DQ59_R [19,20,21]
CB0_B_R [19,20,21]
CB1_B_R [19,20,21]
DQS8_B_R [19,20,21]
DQS17_B_R [19,20,21]
DDRB_DQ27_R [19,20,21]
DDRB_DQ31_R [19,20,21]
CB4_B_R [19,20,21]
CB5_B_R [19,20,21]
2
VCC2_5 VCC2_5 VCC2_5
C292 0.1U/6
C295 0.1U/6
C298 0.1U/6
C301 0.1U/6
C304 0.01U/6
C307 0.01U/6
C293 0.1U/6
C296 0.1U/6
C299 0.1U/6
C302 0.1U/6
C305 0.01U/6
C308 0.01U/6
0.1UF Backside or Frontside Caps
6 Caps between each pair of DIMM
VCC2_5
EC33 150U/S/X
EC34 150U/S
EC35 150U/S
EC36 150U/S
EC37 150U/S
C1626 100U/1210
C1627 100U/1210
EC39 150U/S
EC40 150U/S
EC41 150U/S
VCC2_5
C1628 100U/1210
C1629 100U/1210
Place 100UF caps aurrounding B DIMM
VCC2_5
C1526
C1523
22U/12
VCC2_5
C1529
22U/12
Title
Size Document Number Rev
2
Date: Sheet of
C1525
C1524
22U/12
C1530
22U/12
22U/12
C1531
22U/12
22U/12
C1532
22U/12
GIGA-BYTE TECHNOLOGY CO., LTD.
DDR CHANNEL B SERIES RESISTORS
GA-8IP533A
1
C294 0.1U/6
C297 0.1U/6
C300 0.1U/6
C303 0.1U/6
C306 0.01U/6
C309 0.01U/6
C1527
22U/12
C1533
22U/12
1
C1528
22U/12
C1534
22U/12
18 57T uesday, September 23, 2003
1.0