Page 1
5
4
3
2
1
Foxconn Precision Co. Inc.
D D
G41M05 Schematic
Fab.A
Data: 2008/7/30
C C
B B
A A
Page Index
01. Index Page
02. Topology
03. Rest Map
04. Clock Distribution
05. Power Delivery Map
06. Power Sequence
07. CLOCKGEN
08. Power / MISC Connectors
09. VRD11.1-RT8857
10. 1D125V 1D5V FSB
11. STR1D8V 3D3_DUAL
12. LGA775 -1
13. LGA775 -2
14. Eaglelake -GMCH -1
15. Eaglelake -GMCH -2
16. Eaglelake -GMCH -3
17. Eaglelake -GMCH -4
18. DDR2 Channel A Termination
19. DDR2 Channel A DIMM1
20. DDR2 Channel B Termination
21. DDR2 Channel B DIMM2
22. PCI Express x16 Gfx Slot
23. VGA
24. DVI
25. ICH7 -1
26. ICH7 -2
27. ICH7 -3
28. REAR USB
29. FRONT USB
30. PCI Express x1Slot
31. LAN-RTL8101E/8111B/8111C
32 AUDIO 662
33. Super I/O -IT8720F
34. Keyboard / Mouse / Fan
35. Serial Port / IR / CIR
36. BOARD ID
37. Changlist
FOXCONN PCEG
FOXCONN PCEG
Title
Title
Title
Index Page
Index Page
Index Page
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet
FOXCONN PCEG
G41M05
G41M05
G41M05
1
13 4 Thursday, October 22, 2009
13 4 Thursday, October 22, 2009
13 4 Thursday, October 22, 2009
A C
A C
A C
of
of
of
Page 2
5
4
3
2
1
Yorkfield
Wolfdale
VRD 11.1
D D
3 Phase PWM
LGA775 Processor
Socket T
800/1066/1333/1600(oc) FSB
PCI Express x 16
External Graphics
Card
VGA Connector
PCI Express x16 Port
GMCH
DDR2 667/800/1066
DDR2 667/800/1066
Eaglelake
C C
B B
Back Panel
USB2.0 Port 7
USB2.0 Port 8
USB2.0 Port 5
USB2.0 Port 6
Header
USB2.0 Port 1
USB2.0 Port 2
USB2.0 Port 3
USB2.0 Port 4
IDE
4 Lanes
Direct Media Interface (DMI)
Controller Link
ICH7
LPC I/F
PCIe port
SPI Flash
SPI Flash
(BIOS)
CK-505 Clock
Channel A DDR2
DIMM1
Channel B DDR2
DIMM1
LAN
Realtek
PCI Slot 1X2
Serial ATA
SATA Connector 1
AHCI, RAID0,1,5,10
SATA Connector 2
SATA Connector 3
SATA Connector 4
PCI Express x 1
Super I/O
IT8720/FX
A A
IR/CIR
5
Serial & Parallel
4
LPC I/F
Floppy
Drive Connector
TPM
3
TPM
2
HDA Codec
Realtek ALC662/888
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
TOPOLOGY
TOPOLOGY
TOPOLOGY
FOXCONN PCEG
FOXCONN PCEG
FOXCONN PCEG
G41M05
G41M05
G41M05
1
23 4 Friday, August 28, 2009
23 4 Friday, August 28, 2009
23 4 Friday, August 28, 2009
A C
A C
A C
of
of
of
Page 3
5
4
3
2
1
CPU
(Cedar Mill/Presler/Conroe/Allendale)
D D
ATX
Power
PWRGD_PS PWROK
PS_ON#
Translation
Circuitry
PWRGD_3V
LGA775 processor
CPURST#
GMCH
CPURST#
CPU_PWRGD
Vtt_PwrGd
PCI Express x16
CK505
Broadwater
C C
RSTIN#
ICH7
ICH_PWRGD
SLP_M#
Front Panel
FR_RST
B B
SW_ON
PWROK
SYS_RESET#
PWRBTN#
SLP_S3#
CK_PWRGD
PCIRST#
PLTRST#
ACZ_RST#
LAN_RSTSYNC
RCIN#
RSMRST#
RST#
TPM
RST#
Audio
Power on/off
circuit
A A
RSMRST circuit
5
4
3
RST#
KBRST
RSMRST#
Super IO
SLP_S3#
PSOUT
PSIN
PSOUT#
2
RST#
PCI Slot 1
PCIe Slot
RST#
PCIe LAN
RST#
IDE Controller
Title
Title
Title
Reset Map
Reset Map
Reset Map
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
FOXCONN PCEG
FOXCONN PCEG
FOXCONN PCEG
G41M05
G41M05
G41M05
1
33 4 Friday, August 28, 2009
33 4 Friday, August 28, 2009
33 4 Friday, August 28, 2009
A C
A C
A C
of
of
of
Page 4
5
14.318MHz
4
3
2
1
CPU
D D
C C
ICS9LPRS908DGLF
CPU 200/266/333 MHz Diff Pair
MCH 200/266/333 MHz Diff Pair
PCI Express 100 MHz Diff Pair
DOT 96 MHz Diff Pair
PCI Express/DMI 100 MHz Diff Pair
PCI Express/DMI 100 MHz Diff Pair
USB/SIO 48 MHz
ICH 33 MHz
REF 14 MHz
PCI Express x16 Gfx
G41
SPI Clock
Channel A DDR2
DIMM1
Channel B DDR2
DIMM1
SPI
ICH7
Azalia Bit Clock
B B
PCI 33 MHz
TPM 33 MHz
PCI Slot 1
TPM
32.768KHz
HD Audio
SIO 33 MHz
SATA 100 MHz Diff Pair
PCI Express 100 Mhz Diff Pair
A A
5
4
3
Super I/O
2
FOXCONN PCEG
FOXCONN PCEG
Title
Title
Title
Clock Distribution
Clock Distribution
Clock Distribution
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
FOXCONN PCEG
G41M05
G41M05
G41M05
1
43 4 Friday, August 28, 2009
43 4 Friday, August 28, 2009
43 4 Friday, August 28, 2009
of
of
of
A C
A C
A C
Page 5
5
4
3
2
1
3.3V
ATX P/S
5V
D D
DDR2 Channel A
Vdd (Core)=1.8V
Ivdd(Max)=TBD(per channel)
Vtt (Core)
0.9V
Ivterm(Max)=200mA
(per channel)
DDR2 Channel B
Vdd (Core)=1.8V
Ivdd(Max)=TBD(per channel)
Vtt (Core)
0.9V
Ivterm(Max)=200mA
(per channel)
C C
5VDUAL
Icc(Max)=
10A
Single Phase Switch
5V to 1.8V
Ivdd(Max)=TBD
LDO
1.8V to 0.9V
Ivterm(Max)=1.2A
5VSB
12V
3.3V
VRD 11
Switching
Three Phase
Linear 1.8V
to 1.2V
6A
GMCH 1.25 V
21.34A
Switching
Proceessor
Vccp (CPU Vcore)
Voltage=1.15~1.5V
Icc(Max)=125A
3-Phases Swithing
1.2V FSB
Vtt=5.3A
Broadwater GMCH
FSB_Vtt
1.2V FSB Vtt
Icc(Max)=1.3A
1.8V VCCSM
1.8V VCC_SMCLK
Vcore (Core Logic)
1.25V
Icc(Max)=18.8A(Integrated)
*1.25V (DMI&PCIe)
VCCA_EXP 2.5A
1.25V
VCC_CL 3.8A
3.3V VCCA_DAC 70mA
3.3V VCC3_3 15.8mA
Super I/O
3.3V
Icc(Max)=50mA
3.3SBV
Icc(Max)=50mA(S0)
3.3SBV
Icc(Max)=38mA(S3)
USB2.0 10 Ports
+5V DUAL=5A(S0, S1)
+5V DUAL=20mA(S3)
PS2
+5V DUAL=345mA(S0, S1)
+5V DUAL=2mA(S3)
FWH
3.3V=107mA(S0, S1)
PCI Express X16
slot (1)
+12V=5.5A
3.3VSB
Icc(Max)=0.375A(wake)
Icc(Max)=0.02A(no wake)
+3.3V=3A
PCI Express X1
5V
5VSB
5VDUAL
Icc(Max)=
4.345A(S0,S1)
22mA(S3)
12V
Per slot (1)
HDA Codec
Vcc
5V
Icc(Max)=200mA
Vcc
3.3V
Icc(Max)=40mA
B B
LDO
12V
to 5V
5VSB
3.3V
Linear 1.25V
to 1.05V
V_1P05V_ICH
2A
Linear 1.8V
to 1.5V
V_1P5V_ICH
2.2A
RTC
Battery
5V_STBY to 3.3SB
1.5A
ICH7
1.25V VCCDMI 40mA
1.2V VCC_CPU_IO 14mA
1.05V (Core) VCC1_05
1.17A
1.5V (USB &SATA) VCC1_5A
1.12A
1.5V (PCIe)VCC1_5B
0.77A
1.5V VCCGLAN1_5
74mA
RTC=5uA
3.3V VccCL3_3 12mA
3.3V VccSUS3_3 141mA
3.3V VccLAN (10/100) 12mA
3.3V VccSUSHDA 4mA
3.3V VCC3_3 310mA
3.3V VccGLAN3_3 1mA
3.3V VccHDA 4mA
5V
+12V=0.5A
3.3VSB
Icc(Max)=0.375A(wake)
Icc(Max)=0.02A(no wake)
+3.3V=3A
PCI Per Slot (X2)
-12V
Icc(Max)=0.1A
5V
Icc(Max)=5A
3.3V
Icc(Max)=7.6A
12V
Icc(Max)=0.5A
3.3VSB
Icc(Max)=0.375A(wake)
Icc(Max)=0.02A(no wake)
-12V
Nineveh GbE Lan
A A
3.3V STBY
IO LED 15.5nA
1.8V ANALOG 418.2mA
1.0V Internal 1.8
to 1.0 VR core
277.2mA
5
BJT
CK505
Vdd (Core)
3.3V
Ivdd(Max)=250mA
4
3
2
Title
Title
Title
Power Delivery Map
Power Delivery Map
Power Delivery Map
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
FOXCONN PCEG
FOXCONN PCEG
FOXCONN PCEG
G41M05
G41M05
G41M05
1
53 4 Friday, August 28, 2009
53 4 Friday, August 28, 2009
53 4 Friday, August 28, 2009
A C
A C
A C
of
of
of
Page 6
5
4
3
2
1
S5->S0
D D
+5V_DUAL
+3D3V_DUAL
1ms to 10ms
C C
PS_ONJ
S0->S3
+12V_SYS
+12V_SYS
+5V_SYS
+3D3V_SYS
+1D8V_STR
VTT_DDR
VTT_VR
Vcc
Vcc_PWRGD
VRM_OUTEN
VIDPWRGD
S0->S5
+12V_SYS
+5V_SYS
+3D3V_SYS
+1D8V_STR
VTT_DDR
VTT_VR
Vcc
Vcc_PWRGD
VRM_OUTEN
VIDPWRGD
S3->S0
+5V_DUAL
+3D3V_DUAL
PS_ONJ
+12V_SYS
+5V_SYS
B B
A A
+3D3V_SYS
VTT_DDR
VTT_VR
Vcc
Vcc_PWRGD
VRM_OUTEN
VIDPWRGD
5
4
+5V_DUAL
+3D3V_DUAL
PS_ONJ
+5V_DUAL
+3D3V_DUAL
+1D8V_STR +1D8V_STR +1D8V_STR +1D8V_STR
1ms to 10ms
PS_ONJ
Title
Title
Title
Power Sequence
Power Sequence
Power Sequence
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
3
2
Date: Sheet
G41M05
G41M05
G41M05
+5V_SYS
+3D3V_SYS
VTT_DDR
VTT_VR
Vcc
Vcc_PWRGD
VRM_OUTEN
VIDPWRGD
FOXCONN PCEG
FOXCONN PCEG
FOXCONN PCEG
63 4 Friday, August 28, 2009
63 4 Friday, August 28, 2009
1
63 4 Friday, August 28, 2009
A C
A C
A C
of
of
of
Page 7
5
D D
4
3D3V_SYS
FB17 0
FB17 0
+/-5%
+/-5%
CP3
CP3
Dummy
Dummy
Dummy
Dummy
X_COPPER
X_COPPER
3
3D3V_SYS
3D3V_CLK
C1184.7uF
1 2
*
*
6.3V, X5R, +/-10%
6.3V, X5R, +/-10%
C1620.1uF
C1620.1uF
1 2
1 2
*
*
*
*
*
*
16V, X7R, +/-10%
16V, X7R, +/-10%
16V, X7R, +/-10%
16V, X7R, +/-10%
3D3V_CLK_48M
3D3V_CLK
C1450.1uF
C1450.1uF
C1184.7uF
C1500.1uF
C1500.1uF
C1230.1uF
C1230.1uF
C1200.1uF
C1200.1uF
1 2
1 2
1 2
*
*
*
*
16V, X7R, +/-10%
16V, X7R, +/-10%
C1480.1uF
C1480.1uF
1 2
*
*
16V, X7R, +/-10%
16V, X7R, +/-10%
16V, X7R, +/-10%
16V, X7R, +/-10%
3D3V_CLK_48M
16V, X7R, +/-10%
16V, X7R, +/-10%
3D3V_SYS
FB16 0
FB16 0
+/-5%
+/-5%
CP2
CP2
FB18 0
FB18 0
+/-5%
+/-5%
CP7
CP7
Dummy
Dummy
Dummy
Dummy
2
Dummy
Dummy
X_COPPER
X_COPPER
X_COPPER
X_COPPER
C1144.7uF
C1144.7uF
1 2
*
*
6.3V, X5R, +/-10%
6.3V, X5R, +/-10%
3D3V_CLK_REF
C157
C157
1 2
4.7uF
4.7uF
*
*
6.3V, X5R, +/-10%
6.3V, X5R, +/-10%
3D3V_CLK_SATA
C1190.1uF
C1190.1uF
1 2
*
*
16V, X7R, +/-10%
16V, X7R, +/-10%
3D3V_CLK_SATA
C1330.1uF
C1330.1uF
1 2
*
*
3D3V_CLK_REF
16V, X7R, +/-10%
16V, X7R, +/-10%
1
CK_14M_ICH 22
CK_33M_PCI2 36
CK_33M_SIO 30
CK_33M_PCI1 36
C C
B B
50V, NPO, +/-5%
50V, NPO, +/-5%
C122
C122
C134
C134
10pF
10pF
10pF
10pF
*
*
*
*
A A
Dummy
Dummy
Dummy
Dummy
5
CK_33M_TPM 30
CK_33M_ICH 24
CK_48M_ICH 22
CK_48M_SIO 30
CK_96M_P_GMCH 14
CK_96M_N_GMCH 14
CK_SATA_100M_P_ICH 23
CK_SATA_100M_N_ICH 23
CK_PE_100M_P_LAN 28
CK_PE_100M_N_LAN 28
CK_PE_100M_P_16PORT 20
CK_PE_100M_N_16PORT 20
DPL_REFSSCLKIN_P 14
DPL_REFSSCLKIN_N 14
50V, NPO, +/-5%
50V, NPO, +/-5%
C149
C149
10pF
10pF
*
*
Dummy
Dummy
*
CK_33M_PCI2
CK_33M_SIO
CK_33M_PCI1
ICS_FSBSEL2
ICS_FSBSEL1
CK_33M_TPM
CK_33M_ICH
CK_48M_ICH
CK_48M_SIO
R118 4.7K +/-5%
R118 4.7K +/-5%
*
*
96M_P_GMCH
96M_N_GMCH
SATA_100M_P_ICH
SATA_100M_N_ICH
VRMPWRGD
PE_100M_P_16PORT
PE_100M_N_16PORT
50V, NPO, +/-5%
50V, NPO, +/-5%
C146
C146
C125
C125
22pF
22pF
10pF
*
*
50V, NPO, +/-5%
50V, NPO, +/-5%
10pF
Dummy
Dummy
*
*
Dummy
Dummy
*
*
*
*
*
R121 4.7K +/-5% *R121 4.7K +/-5%
1
3
5
7 8
1
3
5
7 8
3D3V_CLK_SATA
50V, NPO, +/-5%
50V, NPO, +/-5%
C132
C132
10pF
10pF
*
*
Dummy
Dummy
R111 33+/-5% *R111 33+/-5%
RN12
RN12
2
33
33
4
+/-5%
+/-5%
6
RN47
RN47
2
33
33
4
+/-5%
+/-5%
6
3D3V_CLK
3D3V_CLK
3D3V_CLK
3D3V_CLK_48M
ICS_FSBSEL0
50V, NPO, +/-5%
50V, NPO, +/-5%
*
*
R120
R120
*
*
4.7K
4.7K
+/-5%
+/-5%
C127
C127
10pF
10pF
Dummy
Dummy
50V, NPO, +/-5%
50V, NPO, +/-5%
*
*
4
U37
U37
1
*REF0/GSEL
2
**DOC_0
3
**DOC_1
4
GND4
5
PCICLK0_2X
6
**SEL_STOP/PCICLK1_2X
7
PCICLK2_2X
8
FSLC/PCICLK3_2X
9
FSLB/PCICLK4_2X
10
VDDPCI
11
PCICLK5_2X
12
PCICLK6_2X
13
VDD48
14
FSLA/USB_48
15
*SEL24_48#/24_48Mhz
16
GND16
17
DOT96T_LR/PCIeT_LR0
18
DOT96C_LR/PCIeC_LR0
19
GND19
20
SATACLKT_LR
21
SATACLKC_LR
22
VDDSATA
23
GND23
24
Vtt_PwrGd#/WOL_STOP#
25
PCIeT_LR0
26
PCIeC_LR0
27
GND27
28
VDD
29
PCIeT_LR1
30
PCIeC_LR1
31
PCIeT_LR2
32
PCIeC_LR2
CK_33M_PCI1
CK_33M_PCI2
CK_48M_SIO
CK_48M_ICH
CK_33M_SIO
CK_33M_ICH
CK_14M_ICH
CK_33M_TPM
50V, NPO, +/-5%
50V, NPO, +/-5%
C126
C126
10pF
10pF
Dummy
Dummy
RESET_IN#/RESET#
ICS9LPRS916
ICS9LPRS916
PCIeT_LR6/CPU_STOP#*
PCIeC_LR6/CPU_STOP#*
ICS9LPRS916JGLF-T
ICS9LPRS916JGLF-T
GND64
VDDREF
SDATA
SCLK
GND57
CPUT_L0***
CPUC_L0***
VDDCPU
CPUT_L1F***
CPUC_L1F***
RLATCH**
GNDA
24.576Mhz
VDDA
GND46
25Mhz
GND43
GND39
PCIeT_LR5
PCIeC_LR5
PCIeT_LR4
PCIeC_LR4
PCIeT_LR3
PCIeC_LR3
64
63
X1
62
X2
61
60
VDD
59
58
57
56
55
54
53
52
51
50
49
48
47
46
45
44
VDD
43
42
41
40
VDD
39
38
37
36
35
34
33
X1
X2
3D3V_CLK_REF
3D3V_CLK
CP10 X_COPPER CP10 X_COPPER
CP11 X_COPPER CP11 X_COPPER
R731 33 Ohm +/-1%
R731 33 Ohm +/-1%
*
*
R732 33 Ohm +/-1%
R732 33 Ohm +/-1%
*
*
3D3V_CLK
R733 33 Ohm +/-1%
R733 33 Ohm +/-1%
*
*
R734 33 Ohm +/-1%
R734 33 Ohm +/-1%
*
*
R112 4.7K +/-5%
R112 4.7K +/-5%
*
*
3D3V_CLK
3D3V_CLK
3D3V_CLK
PE_100M_P_GMCH
PE_100M_N_GMCH
PE_100M_P_ICH
PE_100M_N_ICH
BSEL TABLE
00
0
0
FS_A FS_B FS_C
1
1
0
0
0
1 1 0 400MHz(1600)
1 1 0 400MHz(1600)
3
SMB_DATA_MAIN 18,19,20,22,27,31,36
SMB_CLK_MAIN 18,19,20,22,27,31,36
CK_200M_P_CPU 12
CK_200M_N_CPU 12
CK_200M_P_GMCH 14
CK_200M_N_GMCH 14
ICH_SYS_RSTJ 8,12,22
3D3V_CLK
CK_PE_100M_P_GMCH 14
CK_PE_100M_N_GMCH 14
CK_PE_100M_P_ICH 22
CK_PE_100M_N_ICH 22
CK_PE_100M_P_1PORT 27
CK_PE_100M_N_1PORT 27
FSB Frequency
133MHz(533)
200MHz(800)
266MHz(1066)
333MHz(1333) 100
X1
X2
C117
C117
27pF
27pF
+/-5%
+/-5%
3D3V_CLK
R127
R127
*
*
8.2K
8.2K
+/-5%
+/-5%
FSB_VTT
RN15
RN15
*
*
470
470
+/-5%
+/-5%
ICS_FSBSEL0
ICS_FSBSEL1
ICS_FSBSEL2
2
X3
X3
1 2
C116
C116
XTAL-14.318MHz
XTAL-14.318MHz
27pF
27pF
*
*
+/-5%
+/-5%
VRMPWRGD 9,22
FSBSEL0
FSBSEL2
FSBSEL1
RN14
RN14
57 86
3
4
*
*
1
2
2.2K Ohm
2.2K Ohm
+/-5%
+/-5%
Title
Title
Title
CLOCKGEN
CLOCKGEN
CLOCKGEN
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet
Date: Sheet
FSBSEL0 12,14
FSBSEL2 12,14
FSBSEL1 12,14
FSBSEL0
FSBSEL1
FSBSEL2
FOXCONN PCEG
FOXCONN PCEG
FOXCONN PCEG
G41M05
G41M05
G41M05
1
1
3
5
7 8
*
*
VRMPWRGD
2
4
6
A C
A C
73 4 Friday, August 28, 2009
73 4 Friday, August 28, 2009
73 4 Friday, August 28, 2009
A C
of
of
Page 8
5
4
3
2
1
3D3V_SYS
5V_SB
R375
R375
*
*
4.7K
4.7K
+/-5%
D D
PS_ONJ 30
+/-5%
C466
C466
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
5V_SYS
C C
HDD_LEDJ 23
ICH_SYS_RSTJ 7,12,22
B B
HDD_LEDJ
*
*
3D3V_SB
R391
R391
330
330
+-5%
+-5%
C490
C490
220pF
220pF
50V, NPO, +/-5%
50V, NPO, +/-5%
Dummy
Dummy
R393
R393
10K
10K
*
*
+/-5%
+/-5%
C492
C492
220pF
220pF
*
*
50V, NPO, +/-5%
50V, NPO, +/-5%
Dummy
Dummy
FP1
FP1
1 2
3
5
7 8
9
Header_2X5_K10
Header_2X5_K10
Front Panel Switch/LED
HD_LED+ 1 2 Power
HD_LED- 3 4 Power LED(Green)
GND 5 6 Power button
Reset button 7 8 Power
NC 9 10 Key
X
X
3D3V_SYS 3D3V_SYS -12V_SYS 12V_SYS
4
6
5V_SYS
13
14
15
16
17
18
19
20
21
22
23
24
+3.3V3
-12V
GND4
PSON
GND5
GND6
GND7
RSVD
+5V3
+5V4
+5V5
GND8
5V_SYS
*
*
+3.3V1
+3.3V2
PWR0K
+5V_AUX
+12V_1
+12V_2
+3.3V4
Header_2x12
Header_2x12
R390
R390
330
330
+-5%
+-5%
C487
C487
220pF
220pF
Dummy
Dummy
MMBT3904-7-F
MMBT3904-7-F
PWR1
PWR1
GND1
+5V1
GND2
+5V2
GND3
5V_SB
*
*
*
*
1
2
3
4
5
6
7
8
9
10
11
12
R378
R378
4.7K
4.7K
+/-5%
+/-5%
C471
C471
220pF
220pF
Dummy
Dummy
Q49
Q49
5V_SYS
PBTNJ_SIO
B
E C
R388 1K
R388 1K
5V_SB
PBTNJ_SIO 30
3D3V_SYS
*
*
*
*
+/-1%
+/-1%
Change to 5% or not
R387
R387
10K
10K
+/-5%
+/-5%
5V_SYS
*
*
*
*
R374
R374
4.7K
4.7K
+/-5%
+/-5%
PWRG_ATX
C463
C463
0.1uF
0.1uF
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
Dummy
Dummy
PWR_LED 30
3D3V_SYS 5V_SYS -12V_SYS 12V_SYS
C476
C476
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
PWRG_ATX 11,30
*
*
Dummy
Dummy
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
C481
C481
0.1uF
0.1uF
C97
C97
0.1uF
0.1uF
3D3V_SYS
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
5V_SYS
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
5V_SB
C332
C332
0.1uF
0.1uF
*
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
C452
C452
0.1uF
0.1uF
C350
C350
0.1uF
0.1uF
*
place at power connecter
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
3D3V_SYS 3D3V_SYS
C454
C454
10nF
10nF
*
*
Dummy
Dummy
25V, X7R, +/-10%
25V, X7R, +/-10%
5V_SYS 5V_SYS
C462
C462
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
C464
C464
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
25V, X7R, +/-10%
25V, X7R, +/-10%
1 2
C465
C465
0.1uF
0.1uF
C347
C347
0.1uF
0.1uF
*
*
C488
C488
0.1uF
0.1uF
12V_SYS
1D1V_MCH
*
*
25V, X7R, +/-10%
25V, X7R, +/-10%
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
25V, X7R, +/-10%
25V, X7R, +/-10%
1 2
*
*
Dummy
Dummy
C455
C455
1 2
0.1uF
0.1uF
C240
C240
0.1uF
0.1uF
C473
C473
0.1uF
0.1uF
SPEAKER HEADER
SPEAKER
SPEAKER
1
C472
C472
0.1uF
0.1uF
+
-
3
1
3
3
4
4
Header_1X4_K2
Header_1X4_K2
@SPEAKER
@SPEAKER
BUZ
BUZ
BUZZER
BUZZER
Buzzer
Buzzer
@Buzzer
@Buzzer
FOXCONN PCEG
FOXCONN PCEG
FOXCONN PCEG
Title
Title
Title
Power/MISC Connectors
Power/MISC Connectors
Power/MISC Connectors
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
2
Date: Sheet
G41M05
G41M05
G41M05
83 4 Friday, August 28, 2009
83 4 Friday, August 28, 2009
83 4 Friday, August 28, 2009
of
of
1
of
A Custom
A Custom
A Custom
5V_SYS
5V_SYS
R358
R358
*
*
4.7K
4.7K
+/-5%
+/-5%
Q47
Q47
SPKR 22
SIO_BEEP 30
A A
5
1
2
BAT54C
BAT54C
4
3
RN45
RN45
*
*
1
3
5
7 8
100 Ohm
100 Ohm
+/-5%
+/-5%
R367 2.2K
R367 2.2K
*
*
+/-5%
+/-5%
2
4
6
Q46
Q46
B
MMBT3904-7-F
MMBT3904-7-F
E C
*
*
25V, X7R, +/-10%
25V, X7R, +/-10%
1 2
Page 9
5
4
3
2
1
*
*
COMP
*
*
PR30
PR30
910 Ohm
910 Ohm
+/-1%
+/-1%
16V, X7R, +/-10%
16V, X7R, +/-10%
*
*
PC4
PC4
0.1uF
0.1uF
16V, X7R, +/-10%
16V, X7R, +/-10%
VID0
VID1
VID2
VID3
VID4
VID5
VID6
VID7
COMP
VFB
PC23
PC23
*
*
22pF
22pF
50V, NPO, +/-5%
50V, NPO, +/-5%
50V, X7R, +/-10%
50V, X7R, +/-10%
*
*
VFB
5V_SYS 12V_VRM
PR4
PR4
2.2
2.2
PC5
PC5
1uF
1uF
*
*
+/-10%
+/-10%
c0603h9
c0603h9
U12
U12
34
VR_RDY
33
EN
3
VID0
4
VID1
5
VID2
6
VID3
7
VID4
8
VID5
9
VID6
10
VID7
2
PSI
16
DIFFOUT
17
COMP
18
VFB
19
DROOP
20
VDFB
21
CSSUM
22
DAC
14
VSP
15
VSN
ILIM
12
12V_VRM
*
*
*
*
PR72
PR72
10K
10K
+/-1%
+/-1%
PR62
PR62
1K
1K
+/-1%
+/-1%
11
ROSC
24
VCC
*
*
*
*
PR7
PR7
1
1
40
VCCP
DRVON
12VMON
PAD_GND
NCP5395TMNR2G
NCP5395TMNR2G
23
49
PC183
PC183
10nF
10nF
25V, X7R, +/-10%
25V, X7R, +/-10%
change to 0 ohm
12V_VCCP
PC6
PC6
10uF
10uF
*
*
+/-10%
+/-10%
c1206h18
c1206h18
37
BST1
38
TG1
39
SWN1
36
BG1
32
CS1N
31
CS1P
44
BST2
43
TG2
42
SWN2
41
BG2
30
CS2N
29
CS2P
48
BST3
47
TG3
46
SWN3
1
BG3
28
CS3N
27
CS3P
35
G4
45
26
CS4N
25
CS4P
>300us FILTER
13
IMON
BOTTOM PAD
CONNECT TO
GND Through
8 VIAs
PD1
PD1
BAT54HT1G
BAT54HT1G
BST1
TG1
SWN1
BG1
CS1N
PR10 0
PR10 0
CS1
BST2
TG2
SWN2
BG2
CS2N
PR23 0
PR23 0
CS2
BST3
TG3
SWN3
BG3
CS3N
PR32 0
PR32 0
CS3
G4
PR41
PR41
Dummy
Dummy
330Ohm
330Ohm
+/-1%
+/-1%
PC48
PC48
1uF
1uF
*
*
+/-10%
+/-10%
Dummy
Dummy
c0603h9
c0603h9
C A
PR63 2.2
PR63 2.2
*
*
PR15
PR15
2.2
2.2
r0805h6
r0805h6
*
*
PR28
PR28
2.2
2.2
r0805h6
r0805h6
*
*
*
*
*
*
*
*
*
*
*
*
r0805h6
r0805h6
PR13
PR13
2.49K
2.49K
+/-1%
+/-1%
PC13
PC13
220nF
220nF
+/-10%
+/-10%
c0603h9
c0603h9
PR25
PR25
2.49K
2.49K
+/-1%
+/-1%
PC24
PC24
220nF
220nF
+/-10%
+/-10%
c0603h9
c0603h9
PR35
PR35
2.49K
2.49K
+/-1%
+/-1%
PR61 0
PR61 0
PC8
PC8
220nF
220nF
*
*
+/-10%
+/-10%
c0603h9
c0603h9
Dummy
Dummy
PR11 100KOhm
PR11 100KOhm
*
*
PC12 220nF
PC12 220nF
*
*
PD2
PD2
C A
BAT54HT1G
BAT54HT1G
Dummy
Dummy
PR24 100KOhm
PR24 100KOhm
*
*
PC20 220nF
PC20 220nF
*
*
PD3
PD3
C A
BAT54HT1G
BAT54HT1G
Dummy
Dummy
PR33 100KOhm
PR33 100KOhm
*
*
PC36 220nF
PC36 220nF
*
*
*
*
12V_VRM
PWR2
PWR2
2
4
1
3
Header_2X2
Header_2X2
+/-1%
+/-1%
+/-10%
+/-10%
c0603h9
c0603h9
+/-1%
+/-1%
+/-10%
+/-10%
c0603h9
c0603h9
+/-1%
+/-1%
+/-10%
+/-10%
c0603h9
c0603h9
C103
C103
100nF
100nF
*
*
25V, X5R,+/-10%
25V, X5R,+/-10%
Dummy
Dummy
12V_VCCP
12V_VCCP
1 2
*
*
L13
L13
Choke 1uH
Choke 1uH
*
*
R85 2.2
R85 2.2
+/-5%
+/-5%
R87
R87
10KOhm
10KOhm
+/-1%
+/-1%
R84 2.2
R84 2.2
R86
R86
+/-5%
+/-5%
10KOhm
10KOhm
+/-1%
+/-1%
R131 2.2
R131 2.2
R132
R132
+/-5%
+/-5%
10KOhm
10KOhm
+/-1%
+/-1%
Input LC circuit
C124
C124
C92
C92
C105
C105
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
0.1uF
*
*
*
*
*
*
Dummy
Dummy
12V_VIN
1 2
C89
C89
*
*
4.7uF
4.7uF
D S
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
Q9
G
AOD452ALQ9AOD452AL
D S
D S
Q12
Q12
Q14
G
AOD472AL
AOD472AL
1 2
C90
C90
*
*
4.7uF
4.7uF
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
Q10
Q10
AOD452AL
AOD452AL
Q13
Q13
G
AOD472AL
AOD472AL
1 2
C131
C131
*
*
4.7uF
4.7uF
Q17
Q17
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
AOD452AL
AOD452AL
Q20
Q20
G
AOD472AL
AOD472AL
EC18
EC18
1000uF
1000uF
*
*
+/-20%
+/-20%
D S
D S
Q14
AOD472AL
AOD472AL
Q15
Q15
AOD472AL
AOD472AL
Q21
Q21
AOD472AL
AOD472AL
12V_VIN
*
*
EC16
EC16
1000uF
1000uF
+/-20%
+/-20%
*
*
*
*
*
*
EC21
EC21
1000uF
1000uF
*
*
+/-20%
+/-20%
G
12V_VIN
D S
G
D S
G
12V_VIN
D S
G
D S
G
EC17
EC17
C102
C102
1000uF
1000uF
0.1uF
0.1uF
*
*
+/-20%
+/-20%
300nH@100KHz
300nH@100KHz
R81
R81
2.2
2.2
1 2
r0805h6
r0805h6
C104
C104
2.2nF
2.2nF
c0603h9
c0603h9
CS1
50V, X7R, +/-10%
50V, X7R, +/-10%
Close to L/S MOS
VCORE OUTPUT
MLCC CAP
300nH@100KHz
300nH@100KHz
PR26
PR26
2.2
2.2
1 2
r0805h6
r0805h6
PC27
PC27
2.2nF
2.2nF
c0603h9
c0603h9
CS2
50V, X7R, +/-10%
50V, X7R, +/-10%
Close to L/S MOS
300nH@100KHz
300nH@100KHz
PR39
PR39
2.2
2.2
1 2
r0805h6
r0805h6
PC46
PC46
2.2nF
2.2nF
c0603h9
c0603h9
CS3
50V, X7R, +/-10%
50V, X7R, +/-10%
Close to L/S MOS
PCP1PCP1
PCP3PCP3
PCP5PCP5
VCCP
L14
L14
1 2
*
*
1 2
PCP2PCP2
CS1N
L15
L15
1 2
*
*
1 2
PCP4PCP4
CS2N
L20
L20
1 2
*
*
1 2
PCP6PCP6
CS3N
VCCP
D D
VRMPWRGD 7,22
VRM_EN 12
VID0 12
VID1 12
VID2 12
VID3 12
VID4 12
VID5 12
VID6 12
VID7 12
P_PSI_N 13
PR8
PR8
12
12
+/-1%
+/-1%
5V_SYS
C C
B B
Dummy
Dummy
PR17
PR17
100KOhm
100KOhm
+/-1%
+/-1%
VCC_SENSE 12
VSS_SENSE 12
Fsw= 280kHz
OCP ~170A
PR16
PR16
*
*
1K +/-1%
1K +/-1%
*
*
PR21
PR21
*
*
240KOhm
240KOhm
Dummy
Dummy
+/-1%
+/-1%
Close to PL1
VCCP
*
*
*
*
5V_SYS
PR65
PR65
*
*
9.09KOhm
9.09KOhm
+/-1%
+/-1%
PR54
PR54
*
*
1K
1K
+/-1%
+/-1%
3D3V_SYS
*
*
PR6
PR6
Dummy
Dummy
680
680
PC11
PC11
680pF
680pF
*
*
50V, X7R, +/-10%
50V, X7R, +/-10%
T
T
PR36
PR36
51 Ohm
51 Ohm
*
*
PR40
PR40
51 Ohm
51 Ohm
B
PC51
PC51
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
VTT_OUT_RIGHT
Dummy
Dummy
PC7
PC7
*
*
0.1uF
0.1uF
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
PR12 0
PR12 0
*
*
Dummy
Dummy
*
*
PR22 820
PR22 820
*
*
PRT1
PRT1
4.7K
4.7K
r0603h10
r0603h10
PR29 820
PR29 820
PR38
PR38
0
0
Dummy
Dummy
PC136
PC136
*
*
0.1uF
0.1uF
16V, X7R, +/-10%
16V, X7R, +/-10%
PQ12
PQ12
MMBT3904-7-F
MMBT3904-7-F
E C
*
*
PR66
PR66
33KOhm
33KOhm
+/-1%
+/-1%
PR5
PR5
*
*
2KOhm
2KOhm
+/-1%
+/-1%
PR14
PR14
4.12K
4.12K
+/-1%
+/-1%
PC17 22pF
PC17 22pF
*
*
50V, NPO, +/-5%
50V, NPO, +/-5%
PR19
PR19
2.7K
2.7K
*
*
+/-1%
+/-1%
*
*
+/-1%
+/-1%
*
*
+/-1%
+/-1%
*
*
*
*
1 2
PC52
PC52
*
*
150pF
150pF
50V, NPO, +/-5%
50V, NPO, +/-5%
PC53
PC53
33nF
33nF
*
*
+/-10%
+/-10%
Dummy
Dummy
PC111 0.1uF
PC111 0.1uF
PSI_N_IN
PC14
PC14
1.8nF
1.8nF
*
*
50V, X7R, +/-10%
50V, X7R, +/-10%
*
*
PR27
PR27
1K
1K
+/-1%
+/-1%
*
*
PR31
PR31
750
750
+/-1%
+/-1%
PC33 10nF
PC33 10nF
Dummy
Dummy
PC39
PC39
10nF
10nF
25V, X7R, +/-10%
25V, X7R, +/-10%
Dummy
Dummy
PC54
PC54
0.1uF
0.1uF
16V, X7R, +/-10%
16V, X7R, +/-10%
PR42
PR42
*
*
20K
20K
+/-1%
+/-1%
PR43
PR43
*
*
10K
10K
+/-1%
+/-1%
PR64
PR64
*
*
51KOhm
51KOhm
+/-1%
+/-1%
VCCP
5V_SYS
Q28
*
*
B
Q28
VCC
5
C318
C318
0.1uF
0.1uF
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
C
4
74V1G66CTR
74V1G66CTR
Q29
Q29
Q27
Q27
E C
IO
OI
GND
B
E C
MMBT3904-7-F
MMBT3904-7-F
1
2
3
R273 1K
R273 1K
*
*
R278 1K
R278 1K
P_PSI_N
PSI_N_IN
5V_SYS
*
*
4
P_PSI_N 13
HCPURSTJ
*
*
TC25
TC25
100uF
100uF
2V,+30/-20%
2V,+30/-20%
Dummy
Dummy
EC28
EC28
EC24
EC24
EC25
EC33
EC33
820uF
820uF
820uF
820uF
*
*
*
*
+/-20%
+/-20%
+/-20%
+/-20%
Dummy
Dummy
EC27
EC27
EC26
EC26
820uF
820uF
820uF
820uF
*
*
*
*
+/-20%
+/-20%
+/-20%
+/-20%
TC26
TC26
100uF
100uF
*
*
2V,+30/-20%
2V,+30/-20%
Dummy
Dummy
EC25
820uF
820uF
820uF
820uF
*
*
*
*
+/-20%
+/-20%
+/-20%
+/-20%
EC34
EC34
820uF
820uF
*
*
+/-20%
+/-20%
1 2
1 2
C214
C214
C228
C228
*
*
*
*
22uF
22uF
22uF
22uF
Dummy
Dummy
Dummy
Dummy
6.3V,X5R,+/-10%
6.3V,X5R,+/-10%
1 2
1 2
C209
C209
C221
C221
*
*
*
*
10uF
10uF
10uF
10uF
+/-10%
+/-10%
1 2
1 2
C191
C191
C219
C219
*
*
*
*
10uF
10uF
22uF
22uF
Dummy
Dummy
+/-10%
+/-10%
3
1 2
1 2
C216
C216
C226
C226
*
*
*
*
10uF
10uF
10uF
10uF
6.3V,X5R,+/-10%
6.3V,X5R,+/-10%
+/-10%
+/-10%
1 2
1 2
C224
C224
C207
C207
*
*
*
*
22uF
22uF
22uF
22uF
Dummy
Dummy
Dummy
Dummy
+/-10%
+/-10%
6.3V,X5R,+/-10%
6.3V,X5R,+/-10%
1 2
1 2
C194
C194
C231
C231
*
*
*
*
10uF
10uF
10uF
10uF
6.3V,X5R,+/-10%
6.3V,X5R,+/-10%
+/-10%
+/-10%
1 2
1 2
C229
C229
C215
C215
*
*
*
*
22uF
22uF
22uF
22uF
Dummy
Dummy
Dummy
Dummy
+/-10%
+/-10%
6.3V,X5R,+/-10%
6.3V,X5R,+/-10%
+/-10%
+/-10%
1 2
*
*
Dummy
Dummy
1 2
*
*
Dummy
Dummy
6.3V,X5R,+/-10%
6.3V,X5R,+/-10%
6.3V,X5R,+/-10%
6.3V,X5R,+/-10%
1 2
C208
C208
C225
C225
*
*
22uF
22uF
22uF
22uF
Dummy
Dummy
6.3V,X5R,+/-10%
6.3V,X5R,+/-10%
6.3V,X5R,+/-10%
6.3V,X5R,+/-10%
1 2
C220
C220
C195
C195
*
*
22uF
22uF
10uF
10uF
6.3V,X5R,+/-10%
6.3V,X5R,+/-10%
+/-10%
+/-10%
2
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
FOXCONN PCEG
FOXCONN PCEG
FOXCONN PCEG
VRD11.1-NCP5395
VRD11.1-NCP5395
VRD11.1-NCP5395
G41M05
G41M05
G41M05
1
D Custom
D Custom
D Custom
of
of
of
93 4 Friday, August 28, 2009
93 4 Friday, August 28, 2009
93 4 Friday, August 28, 2009
5V_SYS
*
*
*
*
R279
R279
R275
R275
1K
1K
1K
1K
MMBT3904-7-F
*
*
MMBT3904-7-F
C322
C322
10uF
10uF
5
Q33
Q33
Q30
Q30
B
E C
E C
MMBT3904-7-F
MMBT3904-7-F
B
MMBT3904-7-F
MMBT3904-7-F
A A
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
R277 5.1KOhm+/-1%R277 5.1KOhm+/-1%
HCPURSTJ 12,14
Page 10
5
4
3
2
1
1125V_PHASE
*
*
D S
Q41
Q41
P3055LDG
P3055LDG
*
*
R225
R225
10K
10K
+/-5%
+/-5%
G
G
EC41
EC41
1000uF
1000uF
+/-20%
+/-20%
12V_SYS
*
*
L31
L31
1uH@1KHz
1uH@1KHz
D S
Q25
Q25
AOD452AL
AOD452AL
1125V_PHASE
D S
Q24
Q24
AOD472AL
AOD472AL
close to Q61 Drain
C316
C316
0.1uF
0.1uF
*
*
25V, X7R, +/-10%
25V, X7R, +/-10%
L28
L28
*
*
2.5uH@100KHz
2.5uH@100KHz
R257
R257
2.2
2.2
+/-5%
+/-5%
C308
C308
1 2
2.2nF
2.2nF
*
*
50V, X7R, +/-10%
50V, X7R, +/-10%
*
*
Pull FB trace out after Cout
1D5V_CORE
1A
50 mils
C441
C441
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
Dummy
Dummy
EC37
EC37
270uF
270uF
*
*
16V, +/-20%
16V, +/-20%
Need to change to RUBYCON
16MBZ470MEFC8X11.5
C273
C273
EC35
EC35
1000uF
1000uF
0.1uF
0.1uF
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
*
*
*
*
+/-20%
+/-20%
EC36
EC36
1000uF
1000uF
+/-20%
+/-20%
*
*
FSB_VTT
1 2
1D1V_MCH
C265
C265
10uF
10uF
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
3
Q36
Q36
Dummy
Dummy
BAT54A
BAT54A
1D1V_MCH
1 2
C4172.2uF
C4172.2uF
6.3V, Y5V, +80%/-20%
6.3V, Y5V, +80%/-20%
1 2
C4192.2uF
C4192.2uF
*
*
*
*
6.3V, Y5V, +80%/-20%
6.3V, Y5V, +80%/-20%
1 2
C2591uF
C2591uF
C2621uF
C2621uF
*
*
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
12V_SYS
4 11
U18D
U18D
12
+
+
14
13
-
-
LM324DR2G
LM324DR2G
1 2
*
*
2
1
1D1V_MCH
1D5V_CORE
C342
D13
D13
R285 10
12V_SYS
D D
C C
3D3V_SB
R359
R359
*
*
1.8KOhm
1.8KOhm
+/-1%
+/-1%
@1.5V
R360
R360
*
*
1.5KOhm
1.5KOhm
+/-1%
+/-1%
R285 10
+/-5%
+/-5%
C326 1uF 16V, X7R, +/-10%
C326 1uF 16V, X7R, +/-10%
R291
R291
14.3K
14.3K
+/-1%
+/-1%
Rocset
7
COMP/OCSET
6
FB
APW7120KE-TRL
APW7120KE-TRL
R290
R290
*
*
115 Ohm
115 Ohm
+/-1%
+/-1%
VOUT= 0.8V(1+R638 / R658)
R638,R658 must less than 1k
R286
R286
*
*
220
220
+/-1%
+/-1%
Dummy
Dummy
1D5V_REF
C447
C447
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
LS4148-F
LS4148-F
*
*
*
*
5
U15
U15
BOOT
VCC
UGATE
PHASE
LGATE
GND
3
R282
R282
47 Ohm
47 Ohm
*
*
+/-1%
+/-1%
C330
C330
18nF
18nF
50V, X7R, +/-10%
50V, X7R, +/-10%
Dummy
Dummy
12V_SYS
1 2
C449
C449
*
*
0.1uF
0.1uF
25V, X7R, +/-10%
25V, X7R, +/-10%
4 11
U18A
U18A
3
+
+
1
2
-
-
LM324DR2G
LM324DR2G
C342
1 2
C A
0.1uF
0.1uF
25V, X7R, +/-10%
25V, X7R, +/-10%
1
2
8
4
Near MOSFET
*
*
50 mils
R353
R353
1K
1K
Dummy
Dummy
*
*
+/-5%
+/-5%
Can change to 0402 or not
*
*
R227
R227
2.2
2.2
+/-5%
+/-5%
1D125V FOR CHIP
1D5V_STR
G
B B
Reserved
Reserved
1D5V_SYS
3D3V_SB
5
6
12V_SYS
4 11
+
+
-
-
U18B
U18B
7
LM324DR2G
LM324DR2G
50 mils
G
R329
R329
1K
1K
Dummy
Dummy
*
*
+/-5%
+/-5%
Can change to 0402 or not
1D5V_STR
D S
Q34
Q34
P3055LDG
P3055LDG
*
*
EC40
EC40
1000uF
1000uF
+/-20%
+/-20%
1D05V_SYS
C460
C460
*
*
10uF
10uF
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
Dummy
Dummy
1A
50 mils
3D3V_SB
R370
R370
*
*
21KOhm
21KOhm
+/-1%
Q38
Q38
2N7002
2N7002
*
*
+/-1%
@1.2V
R369
R369
12KOhm
12KOhm
+/-1%
+/-1%
C451
C451
1uF
1uF
*
*
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
R361
R361
*
*
1K
1K
+/-5%
+/-5%
Q42
Q42
MMBT3904-7-F
MMBT3904-7-F
E C
VREF1D2
1D5V_CORE
R355
R355
*
*
470
470
+/-5%
+/-5%
B
C432
C432
1uF
1uF
*
*
10V, Y5V, +80%/-20%
A A
10V, Y5V, +80%/-20%
12V_SYS
4 11
U18C
U18C
10
+
+
8
LM324DR2G
LM324DR2G
9
-
-
Can change to 0402 or not
Dummy
Dummy
*
*
1D5V_STR
50 mils
G
R133
R133
1K
1K
+/-5%
+/-5%
D S
Q18
Q18
P3055LDG
P3055LDG
*
*
EC30
EC30
1000uF
1000uF
+/-20%
+/-20%
FSB_VTT 3D3V_SB
C153
C153
10uF
10uF
*
*
10V, Y5V, + 80%/-20%
10V, Y5V, + 80%/-20%
Dummy
Dummy
6.3A
C160
C160
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
Dummy
Dummy
50 mils
R365
R365
*
*
2.2KOhm
2.2KOhm
+/-1%
+/-1%
R366
R366
1.02KOhm
1.02KOhm
+/-1%
+/-1%
@1.05V
1.8V
C450
C450
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
1D05V_SYS
FSB_VTT FSB_VTT
C158
C158
0.1uF
FSB_VTT
5
4
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
C155
C155
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
3
Title
Title
Title
1D125V 1D5V FSB
1D125V 1D5V FSB
1D125V 1D5V FSB
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
2
Date: Sheet
FOXCONN PCEG
FOXCONN PCEG
FOXCONN PCEG
G41M05
G41M05
G41M05
1
10 34 Friday, August 28, 2009
10 34 Friday, August 28, 2009
10 34 Friday, August 28, 2009
A C
A C
A C
of
of
of
Page 11
5
4
3
2
1
DDR_VTT
5V_SB
R364
R364
*
*
10K
10K
+/-5%
+/-5%
5V_SB 12V_SYS
2N7002DW
2N7002DW
1
S1
S2
2
G1
G2
6
D1
D2
Q48
Q48
1D8V_GPIO10 22
1D8V_GPIO14 22
D18
D18
1
2
BAT54C
BAT54C
4
5
3
R373
R373
*
*
442 Ohm
442 Ohm
+/-1%
+/-1%
Dummy
Dummy
1D8V_Switch 18V_PHASE
3
R392 10
R392 10
+/-5%
+/-5%
R381
R381
*
*
14.3KOhm
14.3KOhm
+/-1%
+/-1%
Rocset
7
6
R386
R386
*
*
210Ohm
210Ohm
+/-1%
+/-1%
Don't in CIS
VOUT= 0.8V(1+R638 / R658)
R638,R658 must less than 1k
Dummy
Dummy
*
R372
R372
1.02KOhm
1.02KOhm
+/-1%
+/-1%
Dummy
Dummy
*
*
*
C491
C491
1uF
1uF
*
*
16V, X7R, +/-10%
16V, X7R, +/-10%
COMP/OCSET
FB
APW7120KE-TRL
APW7120KE-TRL
R385
R385
220 Ohm
220 Ohm
+/-1%
+/-1%
1
2
5
U19
U19
VCC
GND
3
R377
R377
226Ohm
226Ohm
+/-1%
+/-1%
D20
D20
BAT54C
BAT54C
BOOT
UGATE
PHASE
LGATE
C475 18nF
C475 18nF
Dummy
Dummy
*
*
3
1
2
8
4
Near MOSFET
50V, X7R, +/-10%
50V, X7R, +/-10%
C461
C461
1 2
*
*
0.1uF
0.1uF
25V, X7R, +/-10%
25V, X7R, +/-10%
R337
R337
2.2
2.2
+/-5%
+/-5%
5V_DUAL
*
*
L35
L35
1uH@1KHz
1uH@1KHz
close to Q61 Drain
EC43
*
*
Dummy
Dummy
*
*
C445
C445
0.1uF
0.1uF
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
EC43
470uF
470uF
6.3V, +/-20%
6.3V, +/-20%
EC32
EC32
1000uF
1000uF
*
*
+/-20%
+/-20%
D S
Q40
Q40
G
AOD452AL
AOD452AL
R344
R344
*
*
10K
10K
+/-5%
+/-5%
18V_PHASE
D S
Q43
Q43
G
AOD472AL
AOD472AL
1 2
C446
C446
*
*
0.1uF
0.1uF
25V, X7R, +/-10%
25V, X7R, +/-10%
R362
R362
2.2
2.2
+/-5%
+/-5%
C453
C453
1 2
2.2nF
2.2nF
*
*
50V, X7R, +/-10%
50V, X7R, +/-10%
L36
L36
*
*
2.5uH@100KHz
2.5uH@100KHz
Pull FB trace out after Cout
1.8V Voltage
1.8V Power requires
17A maximum current
1 2
C391
C391
*
*
10uF
10uF
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
EC44
EC44
EC45
EC45
1000uF
1000uF
1000uF
1000uF
*
*
+/-20%
+/-20%
*
*
*
*
+/-20%
+/-20%
1D5V_STR
EC39
EC39
1000uF
1000uF
+/-20%
+/-20%
1D5V_STR
U17
EC52
EC52
1000uF
1000uF
*
*
+/-20%
+/-20%
*
*
*
*
R357
R357
100KOhm
100KOhm
+/-1%
+/-1%
R356
R356
100KOhm
100KOhm
+/-1%
+/-1%
U17
1
VIN
3
REFEN
RT9173
RT9173
C426
C426
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
VCNTL
VCNTL
VCNTL
VCNTL
VOUT
GND
3D3V_SYS
8
7
6
5
4
2
VTT_DDR
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
EC42
EC42
C411
C411
1000uF
1000uF
0.1uF
0.1uF
*
*
*
*
+/-20%
+/-20%
Need to Check Change to Dummy
D D
SLP_S4J 15,22
C C
1D8V_STR
5V_SB
Q44
B B
*
*
A A
EC46
EC46
1000uF
1000uF
+/-20%
+/-20%
Q44
3
Vin
2
Vout
1
ADJ
AZ1084D-ADJTRE1
AZ1084D-ADJTRE1
3D3VADJ
3D3V_DUAL
5
3D3V_SB
Max. output current = 3A
R379
R379
*
*
301
301
+/-1%
+/-1%
EC48
EC48
1000uF
1000uF
*
*
R380
R380
+/-20%
+/-20%
*
*
499
499
+/-1%
+/-1%
Vout=Vref(1+R2/R1)+IadjR2
R1 is Up Resistor.
Iadj=50uA
Vref=1.25V
915 series failure issue
4
D29
1
2
3D3V_SB
D29
3
BAT54C
BAT54C
3
*
*
RN44
RN44
1
3
5
7 8
10K Ohm
10K Ohm
+/-5%
+/-5%
Ring
*
*
RN46
RN46
1
3
5
7 8
10K Ohm
10K Ohm
+/-5%
+/-5%
ICH_RIJ_PU
4
5
3
2
4
6
2
4
6
ICH_RIJ_PU
PWRG_ATX 8,30
PWRG_ATX
12V_SYS
C A
5V_SB
D17
D17
LS4148-F
LS4148-F
5V_DUAL
2N7002DW
2N7002DW
1
S1
2
G1
6
D1
Q39
Q39
PWOKJ
2N7002DW
2N7002DW
S2
G2
D2
PWOKJ
PWOK-
PWOK+
S1
G1
D1
Q45
Q45
ICH_RIJ_PU 22
4
S2
5
G2
3
D2
1
2
6
PWOK-
2
PWOK+
G
5V_SB
G
D S
5V_SYS
L
H
AP3310H
AP3310H
Q51
Q51
D S
Q50
Q50
AOD452AL
AOD452AL
1 2
*
*
PWOK+ 25
EC49
EC49
1000uF
1000uF
*
*
+/-20%
+/-20%
5V_DUAL
C486
C486
10uF
10uF
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
Title
Title
Title
STR 1D8V 3D3V_DUAL 5V_DUAL
STR 1D8V 3D3V_DUAL 5V_DUAL
STR 1D8V 3D3V_DUAL 5V_DUAL
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
PWOK+
FOXCONN PCEG
FOXCONN PCEG
FOXCONN PCEG
G41M05
G41M05
G41M05
1
A C
A C
11 34 Friday, August 28, 2009
11 34 Friday, August 28, 2009
11 34 Friday, August 28, 2009
A C
of
of
of
NRIB 32
NRIA 32
Page 12
5
HDJ[63..0]
2 OF 7
2 OF 7
U11B
HDJ0
HDJ1
HDJ2
HDJ3
HDJ4
D D
C C
HDJ5
HDJ6
HDJ7
HDJ8
HDJ9
HDJ10
HDJ11
HDJ12
HDJ13
HDJ14
HDJ15
HDBIJ0
HDBIJ0 14
HDSTBNJ0 14
HDSTBPJ0 14
HDJ16
HDJ17
HDJ18
HDJ19
HDJ20
HDJ21
HDJ22
HDJ23
HDJ24
HDJ25
HDJ26
HDJ27
HDJ28
HDJ29
HDJ30
HDJ31
HDBIJ1 HDBIJ3
HDBIJ1 14
HDSTBNJ1 14
HDSTBPJ1 14
U11B
B4
D00#
C5
D01#
A4
D02#
C6
D03#
A5
D04#
B6
D05#
B7
D06#
A7
D07#
A10
D08#
A11
D09#
B10
D10#
C11
D11#
D8
D12#
B12
D13#
C12
D14#
D11
D15#
A8
DBI0#
C8
DSTBN0#
B9
DSTBP0#
G9
D16#
F8
D17#
F9
D18#
E9
D19#
D7
D20#
E10
D21#
D10
D22#
F11
D23#
F12
D24#
D13
D25#
E13
D26#
G13
D27#
F14
D28#
G14
D29#
F15
D30#
G15
D31#
G11
DBI1#
G12
DSTBN1#
E12
DSTBP1#
Socket-IntelPrescottCPU
Socket-IntelPrescottCPU
D32#
D33#
D34#
D35#
D36#
D37#
D38#
D39#
D40#
D41#
D42#
D43#
D44#
D45#
D46#
D47#
DBI2#
DSTBN2#
DSTBP2#
D48#
D49#
D50#
D51#
D52#
D53#
D54#
D55#
D56#
D57#
D58#
D59#
D60#
D61#
D62#
D63#
DBI3#
DSTBN3#
DSTBP3#
HDJ32
G16
HDJ33
E15
HDJ34
E16
HDJ35
G18
HDJ36
G17
HDJ37
F17
HDJ38
F18
HDJ39
E18
HDJ40
E19
HDJ41
F20
HDJ42
E21
HDJ43
F21
HDJ44
G21
HDJ45
E22
HDJ46
D22
HDJ47
G22
HDBIJ2
D19
G20
G19
D20
D17
A14
C15
C14
B15
C18
B16
A17
B18
C21
B21
B19
A19
A22
B22
C20
A16
C17
HDJ48
HDJ49
HDJ50
HDJ51
HDJ52
HDJ53
HDJ54
HDJ55
HDJ56
HDJ57
HDJ58
HDJ59
HDJ60
HDJ61
HDJ62
HDJ63
HDBIJ2 14
HDSTBNJ2 14
HDSTBPJ2 14
HDBIJ3 14
HDSTBNJ3 14
HDSTBPJ3 14
4
HDJ[63..0] 14
HAJ[35..3]
HAJ[35..3] 14
4 mils width, 10 mils spacing
3
HAJ[35..3]
HAJ[35..3] 14
U11A
HAJ3
HAJ4
HAJ5
HAJ6
HAJ7
HAJ8
HAJ9
HAJ10
HAJ11
HAJ12
HAJ13
HAJ14
HAJ15
HAJ16
HREQJ[4..0] 14
HAJ17
HAJ18
HAJ19
HAJ20
HAJ21
HAJ22
HAJ23
HAJ24
HAJ25
HAJ26
HAJ27
HAJ28
HAJ29
HAJ30
HAJ31
HAJ32
HAJ33
HAJ34
HAJ35
HADSTBJ1 14
HREQJ0
HREQJ1
HREQJ2
HREQJ3
HREQJ4
HADSTBJ0 14
PECI 30
U11A
L5
A03#
P6
A04#
M5
A05#
L4
A06#
M4
A07#
R4
A08#
T5
A09#
U6
A10#
T4
A11#
U5
A12#
U4
A13#
V5
A14#
V4
A15#
W5
A16#
N4
RSVD1
P5
RSVD2
K4
REQ0#
J5
REQ1#
M6
REQ2#
K6
REQ3#
J6
REQ4#
R6
ADSTB0#
G5
PCREQ#
AB6
A17#
W6
A18#
Y6
A19#
Y4
A20#
AA4
A21#
AD6
A22#
AA5
A23#
AB5
A24#
AC5
A25#
AB4
A26#
AF5
A27#
AF4
A28#
AG6
A29#
AG4
A30#
AG5
A31#
AH4
A32#
AH5
A33#
AJ5
A34#
AJ6
A35#
AC4
RSVD3
AE4
RSVD4
AD5
ADSTB1#
Socket-IntelPrescottCPU
Socket-IntelPrescottCPU
ADS#
BNR#
RSP#
BPRI#
DBSY#
DRDY#
HITM#
IERR#
INIT#
LOCK#
TRDY#
BINIT#
DEFER#
EDRDY#
MCERR#
AP0#
AP1#
BR0#
TESTHI08
TESTHI09
TESTHI10
DP0#
DP1#
DP2#
DP3#
GTLREF1
GTLREF0
CS_GTLREF
RESET#
RS0#
RS1#
RS2#
1 OF 7
1 OF 7
D2
C2
D4
HIT#
TP_RSPJ
H4
G8
B2
C1
E4
HIERRJ
AB2
P3
C3
E3
TP_BINITJ
AD3
G7
HGTLREF_1_2
F2
TP_MCERRJ
AB3
TP_APJ0
U2
TP_APJ1
U3
HBR0J
F3
TESTHI_8
G3
TESTHI_9
G4
TESTHI_10
H5
TP_DPJ0
J16
TP_DPJ1
H15
TP_DPJ2
H16
TP_DPJ3
J17
HGTLREF_1_2
H2
HGTLREF_0_3
H1
E24
G23
B3
F5
A3
HADSJ 14
HBNRJ 14
HITJ 14
TP16TP16
HBPRIJ 14
HDBSYJ 14
HDRDYJ 14
HITMJ 14
INITJ 23
HLOCKJ 14
HTRDYJ 14
TP19TP19
HDEFERJ 14
TP20TP20
TP17TP17
TP21TP21
HBR0J 14
TP10TP10
TP7TP7
TP6TP6
TP5TP5
TP4TP4
HCPURSTJ 9,14
HRSJ0 14
HRSJ1 14
HRSJ2 14
THERMDA/THERMDC
1. width=10 mils, spacing=10 mils.
2. route the lines in parallel
2
3 OF 7
3 OF 7
U11C
U11C
SMIJ 23
A20MJ 23
FERRJ 23
INTR 23
NMI 23
IGNNEJ 23
STPCLKJ 23
HVCCA 13
HVSSA 13
HVCCPLL 13
CK_200M_P_CPU 7
CK_200M_N_CPU 7
VCC_SENSE 9
VSS_SENSE 9
HVCCA
HVSSA
VCC_PLL
HVCCPLL
VID0 9
VID1 9
VID2 9
VID3 9
VID4 9
VID5 9
VID6 9
VID7 9
VID_SELECT
TP15TP15
THERMDA 30
THERMDC 30
P2
SMI#
K3
A20M#
R3
FERR#/PBE#
K1
LINT0
L1
LINT1
N2
IGNNE#
M3
STPCLK#
A23
VCCA
B23
VSSA
D23
RSVD5
C23
VID0
VID1
VID2
VID3
VID4
VID5
VID6
VID7
VCCIOPLL
AM2
VID0
AL5
VID1
AM3
VID2
AL6
VID3
AK4
VID4
AL4
VID5
AM5
FC11
AM7
FC12
AN7
FC16
F28
BCLK0
G28
BCLK1
AE8
SKTOCC#
AL1
THERMDA
AK1
THERMDC
AN3
VCCSENSE
AN4
VSSSENSE
AN5
VCC_MB_REG
AN6
VSS_MB_REG
Changed pin name
Changed pin name
from RSV
from RSV
F29
RSVD9
TESTHI00
TESTHI01
TESTHI11
TESTHI12
TESTHI02
TESTHI03
TESTHI04
TESTHI05
TESTHI06
TESTHI07
FORCEPH
TESTHI13
PWRGOOD
PROCHOT#
THERMTRIP#
BOOTSELECT
Socket-IntelPrescottCPU
Socket-IntelPrescottCPU
RSVD11
RSVD12
COMP0
COMP1
COMP2
COMP3
COMP4
COMP5
RSVD13
RSVD14
RSVD15
RSVD16
RSVD17
RSVD18
RSVD19
RSVD21
RSVD24
MSID1
MSID0
LL_ID0
LL_ID1
F26
W3
P1
W2
F25
G25
G27
G26
G24
F24
AK6
G6
L2
AH2
N1
AL2
M2
A13
T1
G2
R1
J2
T2
N5
AE6
C9
G10
D16
A20
E23
F23
J3
V1
W1
Y1
V2
AA2
1
TESTHI_0
TESTHI_1
DPSLP#
TESTHI_12
TESTHI_2_7
FORCEPHJ
CPU_SLPJ
PROCHOTJ
HCOMP0
HCOMP1
HCOMP2
HCOMP3
HCOMP4
DPRSTP#
H_TEST
HGTLREF_0_3
MS_ID1
MS_ID0
CPU_BOOT
TP_CPU_V2
TP_CPU_AA2
FSB_VTT
CPU_PWRG 22
THERMTRIPJ 23
FSB_VTT
*
*
R254
R254
*
*
51 Ohm
51 Ohm
+/-5%
+/-5%
R242
R242
49.9
49.9
+/-1%
+/-1%
R237
R237
TP23TP23
51 Ohm
51 Ohm
*
*
TP22TP22
+/-5%
+/-5%
R238 62
HTCK
HTDI
HTDO
HTMS
HTRSTJ
HBPM0J
HBPM1J
HBPM2J
HBPM3J
HBPM4J
HBPM5J
FSBSEL0
FSBSEL1
FSBSEL2
C302
C302
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
Dummy
Dummy
VTT_OUT_RIGHT
Dummy
Dummy
AE1
AD1
AF1
AC1
AG1
AJ2
AJ1
AD2
AG2
AF2
AG3
AC2
AK3
AJ3
G29
H30
G30
R288
R288
*
*
4.12K
4.12K
+/-1%
+/-1%
R238 62
+/-5%
+/-5%
R239 62
R239 62
+/-5%
+/-5%
VTT_OUT_RIGHT
R250 62
VTT_OUT_LEFT
Place at CPU end of route
R255 62 +/-5%
R255 62 +/-5%
*
*
Place at CPU end of route
RN31
RN31
7 8
51
51
5
6
+/-5%
+/-5%
3
4
*
*
1
2
RN30
RN30
7 8
51
51
5
6
+/-5%
+/-5%
3
4
*
*
1
2
R240 49.9 +/-1%
R240 49.9 +/-1%
*
B B
A A
*
10 mils width
Dummy
Dummy
7 mils spacing to low speed signals
14mils spacing to high speed signals
max. 1200mils
R249 49.9 +/-1%
R249 49.9 +/-1%
*
*
R160 49.9 +/-1%
R160 49.9 +/-1%
*
*
10 mils width
7 mils spacing to low speed signals
14mils spacing to high speed signals
max. 1200mils
R241 49.9 +/-1%
R241 49.9 +/-1%
*
*
R243 49.9 +/-1%
R243 49.9 +/-1%
*
*
MS_ID1
MS_ID0
51 Ohm
51 Ohm
Dummy
Dummy
MSID0: NC = 2005 Mainstream / Value, 2006 65W FMB
Vss = 2005 Performance FMB
MSID1: Vss = 2005 Performance,2005 Mainstream/Value,2006 65W FMB
5
R236
R236
HBR0J
TESTHI_9
TESTHI_8
TESTHI_10
H_TEST
TESTHI_12
TESTHI_1
HCOMP4
HCOMP2
HCOMP0
HCOMP3
HCOMP1
*
*
*
*
R251
R251
Dummy
Dummy
51 Ohm
51 Ohm
VTT_OUT_RIGHT
FSB_VTT
VTT_OUT_RIGHT
VTT_OUT_RIGHT
7 8
5
6
3
4
*
*
1
2
7 8
5
6
3
4
*
*
1
2
R253 51 Ohm +/-5%
R253 51 Ohm +/-5%
*
*
R129 51 Ohm +/-5%
R129 51 Ohm +/-5%
*
*
R128 51 Ohm +/-5%
R128 51 Ohm +/-5%
*
*
R264 130 +/-1%R264 130 +/-1%
R281 130 +/-1%R281 130 +/-1%
R246 62 +/-5%
R246 62 +/-5%
*
*
R276 62 +/-5%
R276 62 +/-5%
*
*
Place at CPU end of route
R269 680 Ohm +/-1%
R269 680 Ohm +/-1%
*
*
C307
C307
1uF
1uF
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
*
*
RN29
RN29
680
680
+/-5%
+/-5%
RN25
RN25
680
680
+/-5%
+/-5%
DPSLP#
TESTHI_0
TESTHI_2_7
FORCEPHJ
PROCHOTJ
HIERRJ
HCPURSTJ
VID_SELECT
VTT_OUT_RIGHT
4
VID6
VID1
VID3
VID7
VID0
VID2
VID5
VID4
R256
R256
*
*
57.6 Ohm
57.6 Ohm
+/-1%
+/-1%
R233 10 Ohm
R233 10 Ohm
R252
R252
*
*
100 Ohm
100 Ohm
+/-1%
+/-1%
O.635*VTT
*
*
+/-1%
+/-1%
*
*
VTT_OUT_RIGHT
HBPM2J
RN24
RN24
7 8
5
6
3
4
*
*
1
2
7 8
5
6
3
4
*
*
1
2
Place BPM termination near CPU
TP_CPU_G1
reserve for Kentsfield CPU support
PROCHOTJ
R280 0 +/-5%
R280 0 +/-5%
*
*
Dummy
Dummy
51
51
+/-5%
+/-5%
RN28
RN28
51
51
+/-5%
+/-5%
VTT_OUT_LEFT
R235
R235
51 Ohm
51 Ohm
*
*
+/-5%
+/-5%
TP_CPU_G1 13
HBPM3J
HTDI
HTMS
HBPM1J
HBPM0J
HBPM5J
HBPM4J
ICH_THRM_UP 22,30
Stuff to enable Thermal event
meet the 0.63Vtt value before
BIOS GPIO setting. This is a Intel spec.
GPIO26: Default low
GPIO13: Default input
HGTLREF_0_3
C296
C296
220pF
220pF
50V, NPO, +/-5%
50V, NPO, +/-5%
GTL_GPIO13 22
GTL_GPIO26 22
1D5V_CORE
1 2
#REFDE10
#REFDE10
COPPER
COPPER
VCC_PLL
C399
*
*
C399
1 2
10nF
10nF
*
*
25V, X7R, +/-10%
25V, X7R, +/-10%
Dummy
Dummy
VTT_OUT_RIGHT
R263
R263
*
*
49.9
49.9
+/-1%
+/-1%
R259 10 Ohm
R259 10 Ohm
R258
R258
*
*
100 Ohm
100 Ohm
+/-1%
+/-1%
*
*
+/-1%
+/-1%
C398
C398
1 2
10uF
10uF
*
*
Dummy
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
R260
R260
*
*
576 Ohm
576 Ohm
+/-1%
+/-1%
3
Dummy
placed near pin D23, within 500 mils
R261
R261
C310
C310
1.3KOhm
1.3KOhm
1uF
1uF
+/-1%
+/-1%
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
R250 62
+/-5% Dummy
+/-5% Dummy
In Design Guide is NC
ICH_SYS_RSTJ 7,8,22
VTT_OUT_RIGHT VTT_OUT_LEFT
C297
C297
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
Dummy
Dummy
O.667*VTT
HGTLREF_1_2
C295
C295
220pF
220pF
*
*
50V, NPO, +/-5%
50V, NPO, +/-5%
GTLREF voltage should be 0.63*VTT
12 mils width, 15 mils spacing
divider should be within 1.5" of the GTLREF pin
0.22nF caps should be placed near CPU pin
place series resistor as close to divider
2
HTDO
*
*
ICH_SYS_RSTJ
FSBSEL0 7,14
FSBSEL1 7,14
FSBSEL2 7,14
R287 100KOhm
R287 100KOhm
*
*
+/-1%
+/-1%
C323
C323
*
*
2.2uF
2.2uF
6.3V, Y5V, +80%/-20%
6.3V, Y5V, +80%/-20%
HTCK
*
*
HTRSTJ
*
*
U11D
U11D
4 OF 7
4 OF 7
VTT10
VTT11
VTT12
VTT13
VTT14
VTT15
VTT16
VTT17
VTT18
VTT19
VTT20
VTT21
VTT22
VTT23
VTT24
VTTPWRGD
VTT_OUT1
VTT_OUT2
VTT_SEL
VTT_OUT_RIGHT
R295
R295
20K
20K
+/-1%
+/-1%
Q31
Q31
MMBT3904-7-F
MMBT3904-7-F
LGA775-1
LGA775-1
LGA775-1
VTT1
VTT2
VTT3
VTT4
VTT5
VTT6
VTT7
VTT8
VTT9
A29
B25
B29
B30
C29
A26
B27
C28
A25
A28
A27
C30
A30
C25
C26
C27
B26
D27
D28
D25
D26
B28
D29
D30
AM6
AA1
J1
F27
R283
R283
*
*
1K
1K
+/-5%
+/-5%
VTT_OUT_RIGHT
VTT_OUT_LEFT
Q32
Q32
2N7002
2N7002
TCK
TDI
TDO
TMS
TRST#
BPM0#
BPM1#
BPM2#
BPM3#
BPM4#
BPM5#
DBR#
ITPCLKOUT0
ITPCLKOUT1
BSEL0
BSEL1
BSEL2
Socket-IntelPrescottCPU
Socket-IntelPrescottCPU
5V_SB
*
*
B
E C
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
FSB_VTT
VTT_PWRGD
VTT_PWRGD
#REFDE27
#REFDE27
VRM_EN
1 2
*
*
C319
C319
COPPER
COPPER
2.2uF
2.2uF
6.3V, Y5V, +80%/-20%
6.3V, Y5V, +80%/-20%
FOXCONN PCEG
FOXCONN PCEG
FOXCONN PCEG
G41M05
G41M05
G41M05
1
12 34 Friday, October 23, 2009
12 34 Friday, October 23, 2009
12 34 Friday, October 23, 2009
VTT_OUT_RIGHT
VTT_OUT_LEFT
VRM_EN 9
of
of
of
A C
A C
A C
Page 13
5
U11E
U11E
AG22
VCCP1
K29
VCCP2
AM26
VCCP3
AL8
VCCP4
AE12
VCCP5
AE11
VCCP6
W23
VCCP7
W24
VCCP8
D D
C C
B B
A A
W25
VCCP9
T25
VCCP10
Y28
VCCP11
AL18
VCCP12
AC25
VCCP13
W30
VCCP14
Y30
VCCP15
AN14
VCCP16
AD28
VCCP17
Y26
VCCP18
AC29
VCCP19
M29
VCCP20
U24
VCCP21
J23
VCCP22
AC27
VCCP23
AM18
VCCP24
AM19
VCCP25
AB8
VCCP26
AC26
VCCP27
J8
VCCP28
J28
VCCP29
T30
VCCP30
AM9
VCCP31
AF15
VCCP32
AC8
VCCP33
AE14
VCCP34
N23
VCCP35
W29
VCCP36
U29
VCCP37
AC24
VCCP38
AC23
VCCP39
Y23
VCCP40
AN26
VCCP41
AN25
VCCP42
AN11
VCCP43
AN18
VCCP44
Y27
VCCP45
Y25
VCCP46
AD24
VCCP47
AE23
VCCP48
AE22
VCCP49
AN19
VCCP50
V8
VCCP51
K8
VCCP52
AE21
VCCP53
AM30
VCCP54
AE19
VCCP55
AC30
VCCP56
AE15
VCCP57
M30
VCCP58
K27
VCCP59
M24
VCCP60
AN21
VCCP61
T8
VCCP62
AC28
VCCP63
N25
VCCP64
AE18
VCCP65
W26
VCCP66
AD25
VCCP67
M8
VCCP68
N30
VCCP69
AD26
VCCP70
AJ26
VCCP71
AM29
VCCP72
M25
VCCP73
M26
VCCP74
L8
VCCP75
U25
VCCP76
Y8
VCCP77
AJ12
VCCP78
AD27
VCCP79
U23
VCCP80
M23
VCCP81
AG29
VCCP82
N27
VCCP83
AM22
VCCP84
U28
VCCP85
K28
VCCP86
U8
VCCP87
AK18
VCCP88
AD8
VCCP89
K24
VCCP90
AH28
VCCP91
AH21
VCCP92
Socket-IntelPrescottCPU
Socket-IntelPrescottCPU
5
5 OF 7
5 OF 7
VCCP93
VCCP94
VCCP95
VCCP96
VCCP97
VCCP98
VCCP99
VCCP100
VCCP101
VCCP102
VCCP103
VCCP104
VCCP105
VCCP106
VCCP107
VCCP108
VCCP109
VCCP110
VCCP111
VCCP112
VCCP113
VCCP114
VCCP115
VCCP116
VCCP117
VCCP118
VCCP119
VCCP120
VCCP121
VCCP122
VCCP123
VCCP124
VCCP125
VCCP126
VCCP127
VCCP128
VCCP129
VCCP130
VCCP131
VCCP132
VCCP133
VCCP134
VCCP135
VCCP136
VCCP137
VCCP138
VCCP139
VCCP140
VCCP141
VCCP142
VCCP143
VCCP144
VCCP145
VCCP146
VCCP147
VCCP148
VCCP149
VCCP150
VCCP151
VCCP152
VCCP153
VCCP154
VCCP155
VCCP156
VCCP157
VCCP158
VCCP159
VCCP160
VCCP161
VCCP162
VCCP163
VCCP164
VCCP165
VCCP166
VCCP167
VCCP168
VCCP169
VCCP170
VCCP171
VCCP172
VCCP173
VCCP174
VCCP175
VCCP176
VCCP177
VCCP178
VCCP179
VCCP180
VCCP181
VCCP182
VCCP183
VCCP184
AK12
AH22
T29
AM14
AM25
AE9
Y29
AK25
AK19
AG15
J22
T24
AG21
AM21
J25
U30
AL21
AG25
AJ18
J19
AH30
J15
AG12
AJ22
J20
AH18
AH26
W27
AL25
AN8
AH14
U27
T23
R8
AK22
AN29
AG11
AK26
J10
AJ15
AG26
AN9
AH15
AF18
AL15
J26
J18
J21
AG27
AK15
AF11
AD23
AM15
AF8
AK21
AG30
AJ21
AM11
AL11
AJ11
K30
AL14
AN30
AH25
AL12
AJ9
AK11
AG14
N29
AL30
AJ25
AH9
J29
J11
K25
P8
K23
AL19
AM8
T26
N28
AH12
AL22
AN15
AJ8
U26
AJ19
T27
AK8
AN12
AG9
N26
TP18 TP18
VRDSEL
4
VCCP VCCP VCCP
4
AF9
AF22
AH11
AJ14
AH19
AH29
AH27
AG28
AL26
AM12
J24
J13
T28
W28
J12
J27
AG19
AL9
AD30
AF21
Y24
AK14
M27
AF14
J30
AG18
AA8
AG8
AL29
AD29
W8
AH8
N24
AN22
J14
K26
AF19
AF12
M28
AK9
C10
D12
C24
C22
AN1
B14
AE16
B11
AL10
AK23
H12
AF7
AK7
E14
L28
E11
AL16
AL24
AK13
AL3
D21
AL20
D18
AN2
AK16
AK20
AM27
AM1
AL13
AL17
C19
E28
AH7
AK30
D24
N8
H7
J9
K2
K7
Y5
VCCP185
VCCP186
VCCP187
VCCP188
VCCP189
VCCP190
VCCP191
VCCP192
VCCP193
VCCP194
VCCP195
VCCP196
VCCP197
VCCP198
VCCP199
VCCP200
VCCP201
VCCP202
VCCP203
VCCP204
VCCP205
VCCP206
VCCP207
VCCP208
VCCP209
VCCP210
VCCP211
VCCP212
VCCP213
VCCP214
VCCP215
VCCP216
VCCP217
VCCP218
VCCP219
VCCP220
VCCP221
VCCP222
VCCP223
VCCP224
VCCP225
VCCP226
VSS1
VSS2
VSS4
VSS5
VSS6
VSS7
VSS8
VSS9
VSS10
VSS11
VSS12
VSS13
VSS14
VSS15
VSS16
VSS17
VSS18
VSS19
VSS20
VSS21
VSS22
VSS23
VSS24
VSS25
VSS26
VSS27
VSS28
VSS29
VSS30
VSS31
VSS32
VSS33
VSS34
VSS35
VSS36
VSS37
VSS38
VSS39
VSS40
U11F
U11F
Socket-IntelPrescottCPU
Socket-IntelPrescottCPU
6 OF 7
6 OF 7
VSS41
VSS42
VSS43
VSS44
VSS45
VSS46
VSS47
VSS48
VSS49
VSS50
VSS51
VSS52
VSS53
VSS54
VSS55
VSS56
VSS57
VSS58
VSS59
VSS60
VSS61
VSS62
VSS63
VSS64
VSS65
VSS66
VSS67
VSS68
VSS69
VSS70
VSS71
VSS72
VSS73
VSS74
VSS75
VSS76
VSS77
VSS78
VSS79
VSS80
VSS81
VSS82
VSS83
VSS84
VSS85
VSS86
VSS87
VSS88
VSS89
VSS90
VSS91
VSS92
VSS93
VSS94
VSS95
VSS96
VSS97
VSS98
VSS99
VSS100
VSS101
VSS102
VSS103
VSS104
VSS105
VSS106
VSS107
VSS108
VSS109
VSS110
VSS111
VSS112
VSS113
VSS114
VSS115
VSS116
VSS117
VSS118
VSS119
VSS120
VSS121
VSS122
VSS123
VSS124
VSS125
AL23
A12
L25
J7
AE28
AE29
K5
J4
AE30
AN20
AF10
AE24
AM24
AN23
H9
H8
H13
AC6
AC7
AH6
C16
AM16
AE25
AE27
AJ28
AJ7
F19
AH13
AD7
AH16
AK17
E17
AH17
AH20
AE5
AH23
AE7
AM13
AH24
AJ30
AJ10
AF3
AK5
AJ16
AF6
AK29
AJ17
F22
AH3
AK10
AM10
F16
AJ23
F13
AG7
F10
L26
AD4
H11
L24
L23
AM23
A15
AH10
H29
B24
L3
H27
A21
AE2
AJ29
A24
AK27
AK28
B20
AM20
H26
B17
H25
H24
AA3
AA7
H23
AA6
H10
R130
R130
1K
1K
+/-5%
+/-5%
Dummy
Dummy
VTT_OUT_LEFT
*
*
TP2TP2
*
*
3
R262
R262
51 Ohm
51 Ohm
+/-5%
+/-5%
3
U11G
U11G
H22
VSS126
H21
VSS127
H20
VSS128
H19
VSS129
H18
VSS130
AB7
VSS131
H17
VSS132
AJ24
VSS133
AM17
VSS134
AC3
VSS135
H14
VSS136
P28
VSS137
V6
VSS138
AK2
VSS139
P27
VSS140
P26
VSS141
AM28
VSS142
AJ13
VSS143
W4
VSS144
P25
VSS145
AJ20
VSS146
W7
VSS147
P23
VSS148
AG13
VSS149
AG16
VSS150
AG17
VSS151
C7
VSS152
Y2
VSS153
L30
VSS154
L29
VSS155
D15
VSS156
AL27
VSS157
Y7
VSS158
L27
VSS159
AA29
VSS160
N6
VSS161
N7
VSS162
AA28
VSS163
AN13
VSS164
AA27
VSS165
AA26
VSS166
P4
VSS167
AA25
VSS168
AA24
VSS169
P7
VSS170
E26
VSS171
V30
VSS172
R2
VSS173
V29
VSS174
V28
VSS175
R5
VSS176
V27
VSS177
R7
VSS178
E20
VSS179
AN10
VSS180
V25
VSS181
T3
VSS182
V24
VSS183
V23
VSS184
T6
VSS185
AL7
VSS186
E25
VSS187
U1
VSS188
R29
VSS189
R28
VSS190
R27
VSS191
R26
VSS192
R25
VSS193
U7
VSS194
R24
VSS195
R23
VSS196
P30
VSS197
V3
VSS198
P29
VSS199
AF16
VSS200
AE10
VSS201
AF13
VSS202
H6
VSS203
A18
VSS204
A2
VSS205
E2
VSS206
D9
VSS207
C4
VSS208
A6
VSS209
D6
VSS210
Socket-IntelPrescottCPU
Socket-IntelPrescottCPU
7 OF 7
7 OF 7
VSS211
VSS212
VSS213
VSS214
VSS215
VSS216
VSS217
VSS218
VSS219
VSS220
VSS221
VSS222
VSS223
VSS224
VSS225
VSS226
VSS227
VSS228
VSS229
VSS230
VSS231
VSS232
VSS233
VSS234
VSS235
VSS236
VSS237
VSS238
VSS239
VSS240
VSS241
VSS242
VSS243
VSS244
VSS245
VSS246
VSS247
VSS248
VSS249
VSS250
VSS251
VSS252
VSS253
VSS254
VSS255
VSS256
VSS257
VSS258
VSS259
VSS260
VSS261
VSS263
VSS264
VSS265
VSS266
VSS267
VSS268
VSS269
VSS270
VSS271
VSS272
VSS273
VSS274
VSS275
VSS276
RSVD26
RSVD28
RSVD29
RSVD31
RSVD32
RSVD33
RSVD34
RSVD35
RSVD36
D5
A9
D3
B1
B5
B8
AJ4
AE26
AH1
E29
V7
C13
AK24
AB30
L6
L7
AB29
M1
AB28
E8
AG20
AN17
AB27
AB26
AN16
M7
AB25
AB24
AB23
N3
AA30
F4
AG10
AE13
AF30
H28
F7
AF29
AF28
G1
AF27
AF26
AF25
AN28
AN27
AF24
AF23
AG24
AF17
AN24
H3
P24
AE20
AE17
E27
T7
R30
AJ27
AB1
AM4
V26
AA23
AL28
AF20
AG23
F6
Y3
AE3
E7
B13
D14
E6
D1
E5
2
TP_CPU_E29
IMPSEL
P_PSI_N
HCOMP7
HCOMP8
2
1
PLL Supply Filter
FSB_VTT
1 2
L17
L17
Dummy
Dummy
L0805 10uH
TP3TP3
HVCCPLL 12
HVCCA 12
HVSSA 12
Notes:
1. Cap. should be within 1.5" mils of the VCCA and VSSA pins
2. VCCA route should be parallel and next to VSSA route to minimize
loop area
3. VCCIOPLL route should be parallel and next to VSSA route to
minimize loop area
3. Min. 12 mils trace from the filter to the processor pins
4. The inductors should be close to the cap.
can be NC for supporting only Core2 Duo, Core2 Extreme,
Wolfdale and Yorkfield family processors (have on-die filter)
TP_CPU_G1 12
FSB_VTT
VTT_OUT_RIGHT
Title
Title
Title
LGA775-2
LGA775-2
LGA775-2
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
L0805 10uH
HVCCIOPLL
HVCCA
1 2
C156
C156
*
*
10uF
10uF
Dummy
Dummy
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
HVSSA
R248 49.9+/-1%
R248 49.9+/-1%
*
*
R244 49.9+/-1%
R244 49.9+/-1%
*
*
Dummy
Dummy
10 mils width
7 mils spacing to low speed signals
14mils spacing to high speed signals
max. 1200mils
R159
R159
HCOMP8
24.9
24.9
*
*
+/-1%
+/-1%
15 mils width
7 mils spacing to low speed signals
14mils spacing to high speed signals
max. 1200mils
P_PSI_N 9
R232 51 Ohm
R232 51 Ohm
*
*
+/-5%
+/-5%
FOXCONN PCEG
FOXCONN PCEG
FOXCONN PCEG
G41M05
G41M05
G41M05
P_PSI_N
HCOMP7
IMPSEL
1
13 34 Friday, August 28, 2009
13 34 Friday, August 28, 2009
13 34 Friday, August 28, 2009
of
of
of
A Custom
A Custom
A Custom
Page 14
5
HAJ[35..3] 12
D D
HREQJ[4..0] 12
HADSTBJ0 12
HADSTBJ1 12
HDSTBPJ0 12
HDSTBNJ0 12
HDBIJ0 12
HDSTBPJ1 12
C C
HDSTBNJ1 12
HDBIJ1 12
HDSTBPJ2 12
HDSTBNJ2 12
HDBIJ2 12
HDSTBPJ3 12
HDSTBNJ3 12
HDBIJ3 12
HADSJ 12
HTRDYJ 12
HDRDYJ 12
HDEFERJ 12
HITMJ 12
HITJ 12
HLOCKJ 12
HBR0J 12
HBNRJ 12
HBPRIJ 12
HDBSYJ 12
HRSJ0 12
HRSJ1 12
HRSJ2 12
HCPURSTJ 9,12
TP26TP26
HREQJ0
HREQJ1
HREQJ2
HREQJ3
HREQJ4
HDBIJ0
HDBIJ1
HDBIJ2
HDBIJ3
TP_MCH_N25
HAJ3
HAJ4
HAJ5
HAJ6
HAJ7
HAJ8
HAJ9
HAJ10
HAJ11
HAJ12
HAJ13
HAJ14
HAJ15
HAJ16
HAJ17
HAJ18
HAJ19
HAJ20
HAJ21
HAJ22
HAJ23
HAJ24
HAJ25
HAJ26
HAJ27
HAJ28
HAJ29
HAJ30
HAJ31
HAJ32
HAJ33
HAJ34
HAJ35
AA35
AA37
AA36
L36
L37
J38
F40
H39
L38
L43
N39
N35
N37
J41
N40
M45
R35
T36
R36
R34
R37
R39
U38
T37
U34
U40
T34
Y36
U35
U37
Y37
Y34
Y38
G38
K35
J39
C43
G39
J40
T39
C39
B39
B40
K31
J31
F33
J25
K25
F26
C32
D32
D30
J42
L40
J43
G44
K44
H45
H40
L42
J44
H37
H42
G43
L44
G42
D27
N25
U33B
U33B
FSB_AB_3
FSB_AB_4
FSB_AB_5
FSB_AB_6
FSB_AB_7
FSB_AB_8
FSB_AB_9
FSB_AB_10
FSB_AB_11
FSB_AB_12
FSB_AB_13
FSB_AB_14
FSB_AB_15
FSB_AB_16
FSB_AB_17
FSB_AB_18
FSB_AB_19
FSB_AB_20
FSB_AB_21
FSB_AB_22
FSB_AB_23
FSB_AB_24
FSB_AB_25
FSB_AB_26
FSB_AB_27
FSB_AB_28
FSB_AB_29
FSB_AB_30
FSB_AB_31
FSB_AB_32
FSB_AB_33
FSB_AB_34
FSB_AB_35
FSB_REQB_0
FSB_REQB_1
FSB_REQB_2
FSB_REQB_3
FSB_REQB_4
FSB_ADSTBB_0
FSB_ADSTBB_1
FSB_DSTBPB_0
FSB_DSTBNB_0
FSB_DINVB_0
FSB_DSTBPB_1
FSB_DSTBNB_1
FSB_DINVB_1
FSB_DSTBPB_2
FSB_DSTBNB_2
FSB_DINVB_2
FSB_DSTBPB_3
FSB_DSTBNB_3
FSB_DINVB_3
FSB_ADSB
FSB_TRDYB
FSB_DRDYB
FSB_DEFERB
FSB_HITMB
FSB_HITB
FSB_LOCKB
FSB_BREQ0B
FSB_BNRB
FSB_BPRIB
FSB_DBSYB
FSB_RSB_0
FSB_RSB_1
FSB_RSB_2
FSB_CPURSTB
RSVD_3
Eaglelake-Q
Eaglelake-Q
2 OF 10
2 OF 10
FSB_DB_0
FSB_DB_1
FSB_DB_2
FSB_DB_3
FSB_DB_4
FSB_DB_5
FSB_DB_6
FSB_DB_7
FSB_DB_8
FSB_DB_9
FSB_DB_10
FSB_DB_11
FSB_DB_12
FSB_DB_13
FSB_DB_14
FSB_DB_15
FSB_DB_16
FSB_DB_17
FSB_DB_18
FSB_DB_19
FSB_DB_20
FSB_DB_21
FSB_DB_22
FSB_DB_23
FSB_DB_24
FSB_DB_25
FSB_DB_26
FSB_DB_27
FSB_DB_28
FSB_DB_29
FSB_DB_30
FSB
FSB
FSB_DB_31
FSB_DB_32
FSB_DB_33
FSB_DB_34
FSB_DB_35
FSB_DB_36
FSB_DB_37
FSB_DB_38
FSB_DB_39
FSB_DB_40
FSB_DB_41
FSB_DB_42
FSB_DB_43
FSB_DB_44
FSB_DB_45
FSB_DB_46
FSB_DB_47
FSB_DB_48
FSB_DB_49
FSB_DB_50
FSB_DB_51
FSB_DB_52
FSB_DB_53
FSB_DB_54
FSB_DB_55
FSB_DB_56
FSB_DB_57
FSB_DB_58
FSB_DB_59
FSB_DB_60
FSB_DB_61
FSB_DB_62
FSB_DB_63
FSB_SWING
FSB_RCOMP
FSB_DVREF
FSB_ACCVREF
HPL_CLKINP
HPL_CLKINN
HDJ0
F44
HDJ1
C44
HDJ2
D44
HDJ3
C41
HDJ4
E43
HDJ5
B43
HDJ6
D40
HDJ7
B42
HDJ8
B38
HDJ9
F38
HDJ10
A38
HDJ11
B37
HDJ12
D38
HDJ13
C37
HDJ14
D37
HDJ15
B36
HDJ16
E37
HDJ17
J35
HDJ18
H35
HDJ19
F37
HDJ20
G37
HDJ21
J33
HDJ22
L33
HDJ23
G33
HDJ24
L31
HDJ25
M31
HDJ26
M30
HDJ27
J30
HDJ28
G31
HDJ29
K30
HDJ30
M29
HDJ31
G30
HDJ32
J29
HDJ33
F29
HDJ34
H29
HDJ35
L25
HDJ36
K26
HDJ37
L29
HDJ38
J26
HDJ39
M26
HDJ40
H26
HDJ41
F25
HDJ42
F24
HDJ43
G25
HDJ44
H24
HDJ45
L24
HDJ46
J24
HDJ47
N24
HDJ48
C28
HDJ49
B31
HDJ50
F35
HDJ51
C35
HDJ52
B35
HDJ53
D35
HDJ54
D31
HDJ55
A34
HDJ56
B32
HDJ57
F31
HDJ58
D28
HDJ59
A29
HDJ60
C30
HDJ61
B30
HDJ62
E27
HDJ63
B28
B24
A23
MCH_GTLREF
C22
B23
P29
P30
HSWING
HRCOMP
4
HDJ[63..0]
CK_PE_100M_P_GMCH 7
CK_PE_100M_N_GMCH 7
SDVO_CTRLDATA 20
SDVO_CTRLCLK 20
CK_200M_P_GMCH 7
CK_200M_N_GMCH 7
3
Concurrent SDVO and PCI Express:
0 = Only SDVO or PCI Express is operational.
HDJ[63..0] 12
1 OF 10
PCIE DMI
PCIE DMI
1 OF 10
PEG_TXP_0
PEG_TXN_0
PEG_TXP_1
PEG_TXN_1
PEG_TXP_2
PEG_TXN_2
PEG_TXP_3
PEG_TXN_3
PEG_TXP_4
PEG_TXN_4
PEG_TXP_5
PEG_TXN_5
PEG_TXP_6
PEG_TXN_6
PEG_TXP_7
PEG_TXN_7
PEG_TXP_8
PEG_TXN_8
PEG_TXP_9
PEG_TXN_9
PEG_TXP_10
PEG_TXN_10
PEG_TXP_11
PEG_TXN_11
PEG_TXP_12
PEG_TXN_12
PEG_TXP_13
PEG_TXN_13
PEG_TXP_14
PEG_TXN_14
PEG_TXP_15
PEG_TXN_15
DMI_TXP_0
DMI_TXN_0
DMI_TXP_1
DMI_TXN_1
DMI_TXP_2
DMI_TXN_2
DMI_TXP_3
DMI_TXN_3
EXP_RCOMPO
EXP_COMPI
EXP_ICOMPO
EXP_RBIAS
U33A
AA10
AB10
AD10
AD11
AE10
AB13
AD13
F6
G7
H6
G4
J6
J7
L6
L7
N9
N10
N7
N6
R7
R6
R9
R10
U10
U9
U6
U7
AA9
R4
P4
AA7
AA6
AB9
AB3
AA2
AD7
AD8
AE9
AE6
AE7
AF9
AF8
D9
E9
J13
G13
U33A
PEG_RXP_0
PEG_RXN_0
PEG_RXP_1
PEG_RXN_1
PEG_RXP_2
PEG_RXN_2
PEG_RXP_3
PEG_RXN_3
PEG_RXP_4
PEG_RXN_4
PEG_RXP_5
PEG_RXN_5
PEG_RXP_6
PEG_RXN_6
PEG_RXP_7
PEG_RXN_7
PEG_RXP_8
PEG_RXN_8
PEG_RXP_9
PEG_RXN_9
PEG_RXP_10
PEG_RXN_10
PEG_RXP_11
PEG_RXN_11
PEG_RXP_12
PEG_RXN_12
PEG_RXP_13
PEG_RXN_13
PEG_RXP_14
PEG_RXN_14
PEG_RXP_15
PEG_RXN_15
DMI_RXP_0
DMI_RXN_0
DMI_RXP_1
DMI_RXN_1
DMI_RXP_2
DMI_RXN_2
DMI_RXP_3
DMI_RXN_3
EXP_CLKP
EXP_CLKN
SDVO_CTRLDATA
SDVO_CTRLCLK
RSVD_1
RSVD_2
Eaglelake-Q
Eaglelake-Q
EXP_RXP0
EXP_RXP0 20
EXP_RXN0
EXP_RXN0 20
EXP_RXP1
EXP_RXP1 20
EXP_RXN1
EXP_RXN1 20
EXP_RXP2
EXP_RXP2 20
EXP_RXN2
EXP_RXN2 20
EXP_RXP3
EXP_RXP3 20
EXP_RXN3
EXP_RXN3 20
EXP_RXP4
EXP_RXP4 20
EXP_RXN4
EXP_RXN4 20
EXP_RXP5
EXP_RXP5 20
EXP_RXN5
EXP_RXN5 20
EXP_RXP6
EXP_RXP6 20
EXP_RXN6
EXP_RXN6 20
EXP_RXP7
EXP_RXP7 20
EXP_RXN7
EXP_RXN7 20
EXP_RXP8
EXP_RXP8 20
EXP_RXN8
EXP_RXN8 20
EXP_RXP9
EXP_RXP9 20
EXP_RXN9
EXP_RXN9 20
EXP_RXP10 PWRGD_3V
EXP_RXP10 20
EXP_RXN10
EXP_RXN10 20
EXP_RXP11
EXP_RXP11 20
EXP_RXN11
EXP_RXN11 20
EXP_RXP12
EXP_RXP12 20
EXP_RXN12
EXP_RXN12 20
EXP_RXP13
EXP_RXP13 20
EXP_RXN13
EXP_RXN13 20
EXP_RXP14
EXP_RXP14 20
EXP_RXN14
EXP_RXN14 20
EXP_RXP15
EXP_RXP15 20
EXP_RXN15
EXP_RXN15 20
DMI_RXP0
DMI_RXP0 22
DMI_RXN0
DMI_RXN0 22
DMI_RXP1
DMI_RXP1 22
DMI_RXN1
DMI_RXN1 22
DMI_RXP2
DMI_RXP2 22
DMI_RXN2
DMI_RXN2 22
DMI_RXP3
DMI_RXP3 22
DMI_RXN3
DMI_RXN3 22
TP_MCH_AB13
TP29TP29
TP_MCH_AD13
TP30TP30
TLS confidentiality enable:
1 = Enable TLS
0 = Disable TLS
Note:
For platforms that do not support Intel
AMT,no action is needed.
update: Ref spec update 1.01
011808
EXP_TXP0
C11
EXP_TXN0
B11
EXP_TXP1
A10
EXP_TXN1
B9
EXP_TXP2
C9
D8
EXP_TXP3
B8
EXP_TXN3
C7
EXP_TXP4
B7
EXP_TXN4
B6
EXP_TXP5
B3
EXP_TXN5
B4
EXP_TXP6
D2
EXP_TXN6
C2
EXP_TXP7
H2
EXP_TXN7
G2
EXP_TXP8
J2
EXP_TXN8
K2
EXP_TXP9
K1
EXP_TXN9
L2
EXP_TXP10
P2
EXP_TXN10
M2
EXP_TXP11
T2
EXP_TXN11
R1
EXP_TXP12
U2
EXP_TXN12
V2
EXP_TXP13
W4
EXP_TXN13
V3
EXP_TXP14
AA4
EXP_TXN14
Y4
EXP_TXP15
AC1
EXP_TXN15
AB2
DMI_TXP0
AC2
DMI_TXN0
AD2
DMI_TXP1
AD4
DMI_TXN1
AE4
DMI_TXP2
AE2
DMI_TXN2
AF2
DMI_TXP3
AF4
DMI_TXN3
AG4
GMCH_EXP_COMP
Y7
Y8
Y6
GMCH_EXP_RBIAS
AG1
1 = Both SDVO and PCI Express are operating
EXP_TXP0 20
EXP_TXN0 20
EXP_TXP1 20
EXP_TXN1 20
EXP_TXP2 20
EXP_TXN2 20
EXP_TXP3 20
EXP_TXN3 20
EXP_TXP4 20
EXP_TXN4 20
EXP_TXP5 20
EXP_TXN5 20
EXP_TXP6 20
EXP_TXN6 20
EXP_TXP7 20
EXP_TXN7 20
EXP_TXP8 20
EXP_TXN8 20
EXP_TXP9 20
EXP_TXN9 20
EXP_TXP10 20
EXP_TXN10 20
EXP_TXP11 20
EXP_TXN11 20
EXP_TXP12 20
EXP_TXN12 20
EXP_TXP13 20
EXP_TXN13 20
EXP_TXP14 20
EXP_TXN14 20
EXP_TXP15 20
EXP_TXN15 20
DMI_TXP0 22
DMI_TXN0 22
DMI_TXP1 22
DMI_TXN1 22
DMI_TXP2 22
DMI_TXN2 22
DMI_TXP3 22
DMI_TXN3 22
R188
R188
49.9
49.9
+/-1%
+/-1%
R206
R206
750
750
*
*
+/-1%
+/-1%
1D1V_MCH
TP28TP28
TP32TP32
TP27TP27
Enable TLS
R149
R149
*
*
1K
1K
+/-5%
+/-5%
TP24TP24
R217
R217
*
*
10K
10K
TP34TP34
TP25TP25
TP33TP33
H_FSBSEL0
H_FSBSEL1
H_FSBSEL2
TP_XORTEST
EXP_SLR
EXP_SM
TP_MCH_M17
TLS
TP_MCH_G20
TP_MCH_J15
TP_MCH_J20
TP_MCH_F20
CL_VREF_MCH
CL_RST
TP_MCH_L13
2
PCI Express* Static Lane Reversal:
0 = GMCH PCI Express lane numbers are reversed (BTX)
1 = Normal operation (ATX)
5 OF 10
5 OF 10
CRT_HSYNC
CRT_VSYNC
CRT_RED
CRT_GREEN
CRT_BLUE
CRT_IRTN
CRT_DDC_DATA
CRT_DDC_CLK
VGA
VGA
DAC_IREF
DPL_REFCLKINP
DPL_REFCLKINN
DPL_REFSSCLKINP
DPL_REFSSCLKINN
RSTINB
PWROK
ICH_SYNCB
HDA_BCLK
HDA_RSTB
HDA_SDI
HDA_SDO
HDA_SYNC
MISC
MISC
DDPC_CTRLCLK
DDPC_CTRLDATA
DPRSTPB
SLPB
NC10
NC11
NC12
NC13
NC14
NC15
D14
C14
B18
D18
C18
F13
L15
M15
B15
E15
D15
G8
G9
AN6
AR4
K15
AU4
AV4
AU2
AV1
AU3
J11
F11
P42
P43
AN17
NC1
A44
NC2
BD1
NC3
BD45
NC4
BE2
NC5
BE44
NC6
B14
NC7
B45
NC8
AK15
NC9
AD42
AN16
W30
AW44
R42
U32
AN13
AW2
AN10
AN11
AB15
BE45
F17
G16
P15
M20
N17
K16
F15
G15
H17
L17
M17
J17
G20
J16
M16
J15
J20
F20
AY4
AY2
AN8
AR7
AN9
R31
R32
U30
U31
R15
R14
T15
T14
A45
B2
BE1
L13
L11
U33E
U33E
BSEL0
BSEL1
BSEL2
ALLZTEST
XORTEST
RSVD_29
EXP_SLR
RSVD_7
EXP_SM
ITPM_ENABLE
RSVD_8
CEN
BSCANTEST
RSVD_10
RSVD_11
RSVD_12
RSVD_13
DUALX8_ENABLE
CL_DATA
CL_CLK
CL_VREF
CL_RSTB
CL_PWROK
JTAG_TDI
JTAG_TDO
JTAG_TCK
JTAG_TMS
RSVD_14
RSVD_15
RSVD_16
RSVD_17
RSVD_18
RSVD_19
RSVD_20
RSVD_21
RSVD_22
RSVD_23
RSVD_24
RSVD_25
RSVD_26
RSVD_27
RSVD_28
Eaglelake-Q
Eaglelake-Q
HSYNC_P
VSYNC_P
DDCA_DATA 21
DDCA_CLK 21
DAC_REFSET EXP_TXN2
CK_96M_P_GMCH
CK_96M_N_GMCH
DPL_REFSSCLKIN_P
DPL_REFSSCLKIN_N
PWRGD_3V
ICH_SYNCJ
HDA_BCLK
HDA_RSTB
HDA_SDI
HDA_SDO
HDA_SYNC
DDPC_CTRLCLK
DDPC_CTRLDATA
R403
R403
49.9
49.9
+/-1%
+/-1%
1
+/-1%
+/-1%
R167 39Ohm
R167 39Ohm
*
*
R166 39Ohm
R166 39Ohm
*
*
+/-1%
+/-1%
R168
R168
*
*
150
150
+/ -1%
+/ -1%
CK_96M_P_GMCH 7
CK_96M_N_GMCH 7
DPL_REFSSCLKIN_P 7
DPL_REFSSCLKIN_N 7
FSB_VTT
HSYNC 21
VSYNC 21
R170
R170
R165
R165
*
*
*
*
150
150
150
150
+/ -1%
+/ -1%
+/ -1%
+/ -1%
Placed close to
GMCH within
250 mils
PLTRSTJ 20,22,27,30
PWRGD_3V 22,30
ICH_SYNCJ 22
3D3V_SYS
*
*
*
*
R140
R140
R141
R141
2.2K
2.2K
2.2K
2.2K
dummy
dummy
dummy
dummy
RED 21
GREEN 21
BLUE 21
FSB_VTT
B B
A A
*
*
R135
R135
301
301
+/-1%
+/-1%
*
*
R139
R139
100 Ohm
100 Ohm
+/-1%
+/-1%
10 mils width, 7 mils spacing
max. 500 mils
5 on 5 mils in breakout, max 250 mils
R164 49.9
R164 49.9
C177
C177
*
*
0.1uF
0.1uF
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
HSWING voltage should be 0.25*FSB_VTT
10 mils width, 10 mils spacing
max. 3 inches long
HRCOMP
R169 16.5
R169 16.5
5
*
*
+/-1%
+/-1%
*
*
+/-1%
+/-1%
HSWING
*
*
Check DG1.2
useR2=464ohm?????
FSB_VTT
*
*
R143
R143
57.6 Ohm
57.6 Ohm
+/-1%
+/-1%
R161 49.9
R161 49.9
*
*
+/-1%
+/-1%
*
1D1V_MCH
*
*
*
*
R221
R221
1K
1K
+/-1%
+/-1%
R222
R222
464
464
+/-1%
+/-1%
*
R158
R158
100 Ohm
100 Ohm
+/-1%
+/-1%
0.35V
C287
C287
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
GTLREF voltage should be 0.67*VTT = 0.75V
12 mils width, 15 mils spacing
divider should be within 1.5" of the GTLREF pin
220pF caps should be placed near MCH pin
place series resistor as close to divider
Resistor and Capacitor next to each other
PLTRSTJ 20,22,27,30
CL_VREF_MCH
4
C184
C184
1uF
1uF
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
min. 4 mils width
10 mils spacing
5 mils min. for max. of 300 mils in breakout
MCH_GTLREF
C206
C206
*
*
220pF
220pF
50V, NPO, +/-5%
50V, NPO, +/-5%
dummy
dummy
R230
*
*
R230
2.2KOhm
2.2KOhm
+/-1%
+/-1%
*
*
PLTRSTJ CL_RST
R226
R226
1.1KOhm
1.1KOhm
+/-1%
+/-1%
3D3V_SYS
R137
placed close to GMCH within 500 mils
4 mils width
6 mils spacing to static signals
12 mils spacing to toppling signals
R171 1.02KOhm
RN16
RN16
1
*
FSBSEL0 7,12
FSBSEL1 7,12
FSBSEL2 7,12
3
*
3
5
7 8
10K
10K
+/-5%
+/-5%
H_FSBSEL0
2
H_FSBSEL1
4
H_FSBSEL2
6
R171 1.02KOhm
GMCH_EXP_EN_HDR 20
2
+/-1%
+/-1%
DAC_REFSET
3D3V_SYS
R138
R138
*
*
10K
10K
Dummy
Dummy
+/-5%
+/-5%
EXP_SM
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
TP_MCH_L13
FOXCONN PCEG
FOXCONN PCEG
FOXCONN PCEG
Eaglelake -GMCH -1
Eaglelake -GMCH -1
Eaglelake -GMCH -1
G41M05
G41M05
G41M05
1
Dummy
Dummy
*
*
R137
10K
10K
+/-5%
+/-5%
TP_MCH_J15
TP_MCH_J20
14 34 Friday, August 28, 2009
14 34 Friday, August 28, 2009
14 34 Friday, August 28, 2009
A C
A C
A C
of
of
of
Page 15
5
U33C
M_MAA_A[14..1] 19
D D
M_CAS_AJ 19
M_RAS_AJ 19
M_BS_A[2..0] 19
M_SCKE_A[1..0] 19
M_ODT_A[1..0] 19
CK_M_200M_P_DDR0_A 19
CK_M_200M_N_DDR0_A 19
CK_M_200M_P_DDR2_A 19
CK_M_200M_N_DDR2_A 19
C C
Note:
For a single DIMM per channel implementation,
the following second DIMM specific system memory
signals should be tested pointed.
CK/CKB[5:3] - DDR2 Clock Pairs
CK/CKB[3 and 5] - Channel A DDR3 Clock Pairs
CK/CKB[3 and 4] - Channel B DDR3 Clock Pairs
CSB[3:2]
CKE[3:2]
ODT[3:2]
1D5V_STR
R247
R247
*
*
10K
10K
+/-5%
+/-5%
C298
C298
1uF
1uF
*
*
10V, X5R, +/-10%
10V, X5R, +/-10%
B B
A A
5V_SB
SLP_S4J 11,22
R265
R265
*
*
10K
10K
+/-5%
+/-5%
DDR3_DRAM_PWROK
5
M_MAA_A1
M_MAA_A2
M_MAA_A3
M_MAA_A4
M_MAA_A5
M_MAA_A6
M_MAA_A7
M_MAA_A8
M_MAA_A9
M_MAA_A10
M_MAA_A11
M_MAA_A12
M_MAA_A13
M_MAA_A14
M_BS_A0
M_BS_A1
M_BS_A2
M_SCS_A0J 19
M_SCKE_A0
M_SCKE_A1
M_ODT_A0
M_ODT_A1
2N7002DW
2N7002DW
1
4
S1
S2
2
5
G1
G2
6
3
D1
D2
Q52
Q52
BC41
BC35
BB32
BC32
BD32
BB31
AY31
BA31
BD31
BD30
AW43
BC30
BB30
AM42
BD28
AW42
AU42
AV42
AV45
AY44
BC28
AU43
AR40
AU44
AM43
BB27
BD27
BA27
AY26
AR42
AM44
AR44
AY37
BA37
AW29
AY29
AU37
AV37
AU33
AT33
AT30
AR30
AW38
AY38
AL40
U33C
DDR_A_MA_0
DDR_A_MA_1
DDR_A_MA_2
DDR_A_MA_3
DDR_A_MA_4
DDR_A_MA_5
DDR_A_MA_6
DDR_A_MA_7
DDR_A_MA_8
DDR_A_MA_9
DDR_A_MA_10
DDR_A_MA_11
DDR_A_MA_12
DDR_A_MA_13
DDR_A_MA_14
DDR_A_WEB
DDR_A_CASB
DDR_A_RASB
DDR_A_BS_0
DDR_A_BS_1
DDR_A_BS_2
DDR_A_CSB_0
DDR_A_CSB_1
DDR_A_CSB_2
DDR_A_CSB_3
DDR_A_CKE_0
DDR_A_CKE_1
DDR_A_CKE_2
DDR_A_CKE_3
DDR_A_ODT_0
DDR_A_ODT_1
DDR_A_ODT_2
DDR_A_ODT_3
DDR_A_CK_0
DDR_A_CKB_0
DDR_A_CK_1
DDR_A_CKB_1
DDR_A_CK_2
DDR_A_CKB_2
DDR_A_CK_3
DDR_A_CKB_3
DDR_A_CK_4
DDR_A_CKB_4
DDR_A_CK_5
DDR_A_CKB_5
DDR_A
DDR_A
Eaglelake-Q
Eaglelake-Q
4
3 OF 10
3 OF 10
DDR_A_DQS_0
DDR_A_DQSB_0
DDR_A_DM_0
DDR_A_DQ_0
DDR_A_DQ_1
DDR_A_DQ_2
DDR_A_DQ_3
DDR_A_DQ_4
DDR_A_DQ_5
DDR_A_DQ_6
DDR_A_DQ_7
DDR_A_DQS_1
DDR_A_DQSB_1
DDR_A_DM_1
DDR_A_DQ_8
DDR_A_DQ_9
DDR_A_DQ_10
DDR_A_DQ_11
DDR_A_DQ_12
DDR_A_DQ_13
DDR_A_DQ_14
DDR_A_DQ_15
DDR_A_DQS_2
DDR_A_DQSB_2
DDR_A_DM_2
DDR_A_DQ_16
DDR_A_DQ_17
DDR_A_DQ_18
DDR_A_DQ_19
DDR_A_DQ_20
DDR_A_DQ_21
DDR_A_DQ_22
DDR_A_DQ_23
DDR_A_DQS_3
DDR_A_DQSB_3
DDR_A_DM_3
DDR_A_DQ_24
DDR_A_DQ_25
DDR_A_DQ_26
DDR_A_DQ_27
DDR_A_DQ_28
DDR_A_DQ_29
DDR_A_DQ_30
DDR_A_DQ_31
DDR_A_DQS_4
DDR_A_DQSB_4
DDR_A_DM_4
DDR_A_DQ_32
DDR_A_DQ_33
DDR_A_DQ_34
DDR_A_DQ_35
DDR_A_DQ_36
DDR_A_DQ_37
DDR_A_DQ_38
DDR_A_DQ_39
DDR_A_DQS_5
DDR_A_DQSB_5
DDR_A_DM_5
DDR_A_DQ_40
DDR_A_DQ_41
DDR_A_DQ_42
DDR_A_DQ_43
DDR_A_DQ_44
DDR_A_DQ_45
DDR_A_DQ_46
DDR_A_DQ_47
DDR_A_DQS_6
DDR_A_DQSB_6
DDR_A_DM_6
DDR_A_DQ_48
DDR_A_DQ_49
DDR_A_DQ_50
DDR_A_DQ_51
DDR_A_DQ_52
DDR_A_DQ_53
DDR_A_DQ_54
DDR_A_DQ_55
DDR_A_DQS_7
DDR_A_DQSB_7
DDR_A_DM_7
DDR_A_DQ_56
DDR_A_DQ_57
DDR_A_DQ_58
DDR_A_DQ_59
DDR_A_DQ_60
DDR_A_DQ_61
DDR_A_DQ_62
DDR_A_DQ_63
4
M_DQS_A0
BC5
M_DQS_AJ0
BD4
M_DQM_A0
BC3
M_DATA_A0
BC2
M_DATA_A1
BD3
M_DATA_A2
BD7
M_DATA_A3
BB7
M_DATA_A4
BB2
M_DATA_A5
BA3
M_DATA_A6
BE6
M_DATA_A7
BD6
M_DQS_A1
BB9
M_DQS_AJ1
BC9
M_DQM_A1
BD9
M_DATA_A8
BB8
M_DATA_A9
AY8
M_DATA_A10
BD11
M_DATA_A11
BB11
M_DATA_A12
BC7
M_DATA_A13
BE8
M_DATA_A14
BD10
M_DATA_A15
AY11
M_DQS_A2
BD15
M_DQS_AJ2
BB15
M_DQM_A2
BD14
M_DATA_A16
BB14
M_DATA_A17
BC14
M_DATA_A18
BC16
M_DATA_A19
BB16
M_DATA_A20
BC11
M_DATA_A21
BE12
M_DATA_A22
BA15
M_DATA_A23
BD16
M_DQS_A3
AR22
M_DQS_AJ3
AT22
M_DQM_A3
AV22
M_DATA_A24
AW21
M_DATA_A25
AY22
M_DATA_A26
AV24
M_DATA_A27
AY24
M_DATA_A28
AU21
M_DATA_A29
AT21
M_DATA_A30
AR24
M_DATA_A31
AU24
M_DQS_A4
AH43
M_DQS_AJ4
AH42
M_DQM_A4
AK42
M_DATA_A32
AL41
M_DATA_A33
AK43
M_DATA_A34
AG42
M_DATA_A35
AG44
M_DATA_A36
AL42
M_DATA_A37
AK44
M_DATA_A38
AH44
M_DATA_A39
AG41
M_DQS_A5
AD43
M_DQS_AJ5
AE42
M_DQM_A5
AE45
M_DATA_A40
AF43
M_DATA_A41
AF42
M_DATA_A42
AC44
M_DATA_A43
AC42
M_DATA_A44
AF40
M_DATA_A45
AF44
M_DATA_A46
AD44
M_DATA_A47
AC41
M_DQS_A6
Y43
M_DQS_AJ6
Y42
M_DQM_A6
AA45
M_DATA_A48
AB43
M_DATA_A49
AA42
M_DATA_A50
W42
M_DATA_A51
W41
M_DATA_A52
AB42
M_DATA_A53
AB44
M_DATA_A54
Y44
M_DATA_A55
Y40
M_DQS_A7
T44
M_DQS_AJ7
T43
M_DQM_A7
T42
M_DATA_A56
V42
M_DATA_A57
U45
M_DATA_A58
R40
M_DATA_A59
P44
M_DATA_A60
V44
M_DATA_A61
V43
M_DATA_A62
R41
M_DATA_A63
R44
1D5V_STR
R231
R231
*
*
1K
1K
+/-1%
+/-1%
R228
R228
*
*
1K
1K
+/-1%
+/-1%
width 10 mils, spacing 10 mils
5 mils width/spacing minimum for max. of 300 mils
in GMCH break-out area
Placed close to GMCH pin
MCH_DDR_VREF
C289
C289
*
*
0.1uF
0.1uF
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
M_DQS_A[7..0] 19
M_DQS_AJ[7..0] 19
M_DQM_A[7..0] 19
M_DATA_A[63..0] 19
M_DQS_A[7..0] 19
M_DQS_AJ[7..0] 19
M_DQM_A[7..0] 19
M_DATA_A[63..0] 19
M_DQS_A[7..0] 19
M_DQS_AJ[7..0] 19
M_DQM_A[7..0] 19
M_DATA_A[63..0] 19
M_DQS_A[7..0] 19
M_DQS_AJ[7..0] 19
M_DQM_A[7..0] 19
M_DATA_A[63..0] 19
M_DQS_A[7..0] 19
M_DQS_AJ[7..0] 19
M_DQM_A[7..0] 19
M_DATA_A[63..0] 19
M_DQS_A[7..0] 19
M_DQS_AJ[7..0] 19
M_DQM_A[7..0] 19
M_DATA_A[63..0] 19
M_DQS_A[7..0] 19
M_DQS_AJ[7..0] 19
M_DQM_A[7..0] 19
M_DATA_A[63..0] 19
M_DQS_A[7..0] 19
M_DQS_AJ[7..0] 19
M_DQM_A[7..0] 19
M_DATA_A[63..0] 19
3
M_MAA_B[14..0] 18
M_BS_B[2..0] 18
M_SCKE_B[1..0] 18
M_ODT_B[1..0] 18
CK_M_200M_P_DDR0_B 18
CK_M_200M_N_DDR0_B 18
CK_M_200M_P_DDR2_B 18
CK_M_200M_N_DDR2_B 18
M_SCS_A1J_DDR3 19
M_MAA_A0_DDR3 19
M_WE_AJ_DDR3 19
DDR3_DRAMRST_N 18,19
DDRII Compensation Group Signals
1D5V_STR
C293
C293
*
*
0.1uF
0.1uF
Dummy
Dummy
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
1D5V_STR
C300
C300
*
*
0.1uF
0.1uF
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
3
M_WE_BJ 18
M_CAS_BJ 18
M_RAS_BJ 18
M_SCS_B0J 18
M_SCS_B1J 18
R219
R219
80.6
80.6
*
*
+/-1%
+/-1%
R229
R229
80.6
80.6
*
*
+/-1%
+/-1%
R245 249 Ohm
R245 249 Ohm
*
*
R234
R234
80.6
80.6
*
*
+/-1%
+/-1%
M_MAA_B0
M_MAA_B1
M_MAA_B2
M_MAA_B3
M_MAA_B4
M_MAA_B5
M_MAA_B6
M_MAA_B7
M_MAA_B8
M_MAA_B9
M_MAA_B10
M_MAA_B11
M_MAA_B12
M_MAA_B13
M_MAA_B14
M_BS_B0
M_BS_B1
M_BS_B2
M_SCKE_B0
M_SCKE_B1
M_ODT_B0
M_ODT_B1
DDR3_DRAM_PWROK
DDR3_DRAMRST_N
MCH_DDR_VREF MCH_DDR_VREF
MCH_DDR_RPD MCH_DDR_RPD
MCH_DDR_RPU MCH_DDR_RPU
MCH_DDR_SPD MCH_DDR_SPD
MCH_DDR_SPU MCH_DDR_SPU
MCH_DDR_RPD
MCH_DDR_RPU
MCH_DDR_SPD
+/-1%
+/-1%
MCH_DDR_SPU
U33D
U33D
BD24
DDR_B_MA_0
BB23
DDR_B_MA_1
BB24
DDR_B_MA_2
BD23
DDR_B_MA_3
BB22
DDR_B_MA_4
BD22
DDR_B_MA_5
BC22
DDR_B_MA_6
BC20
DDR_B_MA_7
BB20
DDR_B_MA_8
BD20
DDR_B_MA_9
BC26
DDR_B_MA_10
BD19
DDR_B_MA_11
BB19
DDR_B_MA_12
BE38
DDR_B_MA_13
BA19
DDR_B_MA_14
BD36
DDR_B_WEB
BC37
DDR_B_CASB
BD35
DDR_B_RASB
BD26
DDR_B_BS_0
BB26
DDR_B_BS_1
BD18
DDR_B_BS_2
BB35
DDR_B_CSB_0
BD39
DDR_B_CSB_1
BB37
DDR_B_CSB_2
BD40
DDR_B_CSB_3
BC18
DDR_B_CKE_0
AY20
DDR_B_CKE_1
BE17
DDR_B_CKE_2
BB18
DDR_B_CKE_3
BD37
DDR_B_ODT_0
BC39
DDR_B_ODT_1
BB38
DDR_B_ODT_2
BD42
DDR_B_ODT_3
AY33
DDR_B_CK_0
AW33
DDR_B_CKB_0
AV31
DDR_B_CK_1
AW31
DDR_B_CKB_1
AW35
DDR_B_CK_2
AY35
DDR_B_CKB_2
AT31
DDR_B_CK_3
AU31
DDR_B_CKB_3
AP31
DDR_B_CK_4
AP30
DDR_B_CKB_4
AW37
DDR_B_CK_5
AV35
DDR_B_CKB_5
AR43
DDR3_A_CSB1
BB40
DDR3_A_MA0
AT44
DDR3_A_WEB
AV40
DDR3_A_ODT3
AR6
DDR3_A_DRAM_PWROK
BC24
DDR3_DRAMRSTB
AN29
RSVD_4
AN30
RSVD_5
AJ33
RSVD_6
AK33
RSVD_7
BB44
DDR_VREF
AY42
DDR_RPD
BA43
DDR_RPU
BC43
DDR_SPD
BC44
DDR_SPU
Eaglelake-Q
Eaglelake-Q
2
DDR_B
DDR_B
2
4 OF 10
4 OF 10
DDR_B_DQS_0
DDR_B_DQSB_0
DDR_B_DM_0
DDR_B_DQ_0
DDR_B_DQ_1
DDR_B_DQ_2
DDR_B_DQ_3
DDR_B_DQ_4
DDR_B_DQ_5
DDR_B_DQ_6
DDR_B_DQ_7
DDR_B_DQS_1
DDR_B_DQSB_1
DDR_B_DM_1
DDR_B_DQ_8
DDR_B_DQ_9
DDR_B_DQ_10
DDR_B_DQ_11
DDR_B_DQ_12
DDR_B_DQ_13
DDR_B_DQ_14
DDR_B_DQ_15
DDR_B_DQS_2
DDR_B_DQSB_2
DDR_B_DM_2
DDR_B_DQ_16
DDR_B_DQ_17
DDR_B_DQ_18
DDR_B_DQ_19
DDR_B_DQ_20
DDR_B_DQ_21
DDR_B_DQ_22
DDR_B_DQ_23
DDR_B_DQS_3
DDR_B_DQSB_3
DDR_B_DM_3
DDR_B_DQ_24
DDR_B_DQ_25
DDR_B_DQ_26
DDR_B_DQ_27
DDR_B_DQ_28
DDR_B_DQ_29
DDR_B_DQ_30
DDR_B_DQ_31
DDR_B_DQS_4
DDR_B_DQSB_4
DDR_B_DM_4
DDR_B_DQ_32
DDR_B_DQ_33
DDR_B_DQ_34
DDR_B_DQ_35
DDR_B_DQ_36
DDR_B_DQ_37
DDR_B_DQ_38
DDR_B_DQ_39
DDR_B_DQS_5
DDR_B_DQSB_5
DDR_B_DM_5
DDR_B_DQ_40
DDR_B_DQ_41
DDR_B_DQ_42
DDR_B_DQ_43
DDR_B_DQ_44
DDR_B_DQ_45
DDR_B_DQ_46
DDR_B_DQ_47
DDR_B_DQS_6
DDR_B_DQSB_6
DDR_B_DM_6
DDR_B_DQ_48
DDR_B_DQ_49
DDR_B_DQ_50
DDR_B_DQ_51
DDR_B_DQ_52
DDR_B_DQ_53
DDR_B_DQ_54
DDR_B_DQ_55
DDR_B_DQS_7
DDR_B_DQSB_7
DDR_B_DM_7
DDR_B_DQ_56
DDR_B_DQ_57
DDR_B_DQ_58
DDR_B_DQ_59
DDR_B_DQ_60
DDR_B_DQ_61
DDR_B_DQ_62
DDR_B_DQ_63
AW8
AW9
AY6
AV7
AW4
BA9
AU11
AU7
AU8
AW7
AY9
AT15
AU15
AR15
AY13
AP15
AW15
AT16
AU13
AW13
AP16
AU16
AR20
AR17
AU17
AY17
AV17
AR21
AV20
AP17
AW16
AT20
AN20
AU26
AT26
AV25
AT25
AV26
AU29
AV29
AW25
AR25
AP26
AR29
AR38
AR37
AU39
AR36
AU38
AN35
AN37
AV39
AW39
AU40
AU41
AK34
AL34
AL37
AL35
AL36
AK36
AJ34
AN39
AN40
AK37
AL39
AF37
AF36
AJ35
AJ38
AJ37
AF38
AE37
AK40
AJ40
AF34
AE35
AB35
AD35
AD37
AD40
AD38
AB40
AA39
AE36
AE39
AB37
AB38
1
M_DQS_B0
M_DQS_BJ0
M_DQM_B0
M_DATA_B0
M_DATA_B1
M_DATA_B2
M_DATA_B3
M_DATA_B4
M_DATA_B5
M_DATA_B6
M_DATA_B7
M_DQS_B1
M_DQS_BJ1
M_DQM_B1
M_DATA_B8
M_DATA_B9
M_DATA_B10
M_DATA_B11
M_DATA_B12
M_DATA_B13
M_DATA_B14
M_DATA_B15
M_DQS_B2
M_DQS_BJ2
M_DQM_B2
M_DATA_B16
M_DATA_B17
M_DATA_B18
M_DATA_B19
M_DATA_B20
M_DATA_B21
M_DATA_B22
M_DATA_B23
M_DQS_B3
M_DQS_BJ3
M_DQM_B3
M_DATA_B24
M_DATA_B25
M_DATA_B26
M_DATA_B27
M_DATA_B28
M_DATA_B29
M_DATA_B30
M_DATA_B31
M_DQS_B4
M_DQS_BJ4
M_DQM_B4
M_DATA_B32
M_DATA_B33
M_DATA_B34
M_DATA_B35
M_DATA_B36
M_DATA_B37
M_DATA_B38
M_DATA_B39
M_DQS_B5
M_DQS_BJ5
M_DQM_B5
M_DATA_B40
M_DATA_B41
M_DATA_B42
M_DATA_B43
M_DATA_B44
M_DATA_B45
M_DATA_B46
M_DATA_B47
M_DQS_B6
M_DQS_BJ6
M_DQM_B6
M_DATA_B48
M_DATA_B49
M_DATA_B50
M_DATA_B51
M_DATA_B52
M_DATA_B53
M_DATA_B54
M_DATA_B55
M_DQS_B7
M_DQS_BJ7
M_DQM_B7
M_DATA_B56
M_DATA_B57
M_DATA_B58
M_DATA_B59
M_DATA_B60
M_DATA_B61
M_DATA_B62
M_DATA_B63
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
M_DQS_B[7..0] 18
M_DQS_BJ[7..0] 18
M_DQM_B[7..0] 18
M_DATA_B[63..0] 18
M_DQS_B[7..0] 18
M_DQS_BJ[7..0] 18
M_DQM_B[7..0] 18
M_DATA_B[63..0] 18
M_DQS_B[7..0] 18
M_DQS_BJ[7..0] 18
M_DQM_B[7..0] 18
M_DATA_B[63..0] 18
M_DQS_B[7..0] 18
M_DQS_BJ[7..0] 18
M_DQM_B[7..0] 18
M_DATA_B[63..0] 18
M_DQS_B[7..0] 18
M_DQS_BJ[7..0] 18
M_DQM_B[7..0] 18
M_DATA_B[63..0] 18
M_DQS_B[7..0] 18
M_DQS_BJ[7..0] 18
M_DQM_B[7..0] 18
M_DATA_B[63..0] 18
M_DQS_B[7..0] 18
M_DQS_BJ[7..0] 18
M_DQM_B[7..0] 18
M_DATA_B[63..0] 18
M_DQS_B[7..0] 18
M_DQS_BJ[7..0] 18
M_DQM_B[7..0] 18
M_DATA_B[63..0] 18
FOXCONN PCEG
FOXCONN PCEG
FOXCONN PCEG
Eaglelake -GMCH -2
Eaglelake -GMCH -2
Eaglelake -GMCH -2
G41M05
G41M05
G41M05
1
A C
A C
15 34 Friday, August 28, 2009
15 34 Friday, August 28, 2009
15 34 Friday, August 28, 2009
A C
of
of
of
Page 16
5
4
3
2
1
VCCDQ_CRT is very sensitive to
1D5V_CORE
D D
3D3V_SYS
1D1V_MCH
C C
For layout, change it from
1D1V_MCH_CL to 1D1V_MCH.
1D1V_MCH
For layout, change it from
1D1V_MCH_CL to 1D1V_MCH.
1D1V_MCH
B B
A A
L25
L25
*
*
FB 600 Ohm
FB 600 Ohm
1D5V_CORE
L26
L26
Dummy
Dummy
*
*
FB 600 Ohm
FB 600 Ohm
#REFDE18
#REFDE18
COPPER
COPPER
L24
L24
*
*
FB 600 Ohm
FB 600 Ohm
L27 270nH
L27 270nH
L19 2.2uH
L19 2.2uH
L23 L0805 1uH
L23 L0805 1uH
Dummy
Dummy
1 2
L22 L0805 1uH
L22 L0805 1uH
Dummy
Dummy
1 2
L21 L0805 10uH
L21 L0805 10uH
Dummy
Dummy
1 2
L18 L0805 10uH
L18 L0805 10uH
Dummy
Dummy
1 2
1 2
*
*
Dummy
Dummy
*
*
Dummy
Dummy
#REFDE6
#REFDE6
#REFDE17
#REFDE17
COPPER
COPPER
#REFDE16
#REFDE16
COPPER
COPPER
#REFDE8
#REFDE8
COPPER
COPPER
#REFDE5
#REFDE5
COPPER
COPPER
low frequency noise (noise below 1MHz).
1 2
C187
C187
*
*
1uF
1uF
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
1 2
C181
C181
*
*
1uF
1uF
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
1 2
C180
C180
*
#REFDE21
#REFDE21
COPPER
COPPER
COPPER
COPPER
1 2
1 2
1 2
1 2
*
1 2
10uF
10uF
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
1 2
+/-20%
+/-20%
+/-20%
+/-20%
+/-10%
+/-10%
+/-10%
+/-10%
+/-20%
+/-20%
+/-20%
+/-20%
*
*
R142 1
R142 1
R136 1
R136 1
R156 1
R156 1
R153 1
R153 1
R155 1
R155 1
R151 1
R151 1
R163 1 R163 1
1 2
*
*
*
*
VCCDQ_CRT
R157 1 R157 1
R162 1 R162 1
C198
C198
1uF
1uF
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
(mA)(mVpp)MinVout
VCCA_HPLL >50 70 1.045V
VCCA_HPLL
1 2
C217
C217
*
*
2.2uF
2.2uF
6.3V, Y5V, +80%/-20%
6.3V, Y5V, +80%/-20%
(mA)(mVpp)MinVout
VCCA_MPLL >102 70 1.045V
VCCA_MPLL
Dummy
Dummy
#REFDE12
#REFDE12
1 2
COPPER
COPPER
Dummy
Dummy
#REFDE7
#REFDE7
1 2
COPPER
COPPER
Dummy
Dummy
Dummy
Dummy
#REFDE20
#REFDE20
1 2
COPPER
COPPER
Dummy
Dummy
Dummy
Dummy
#REFDE19
#REFDE19
1 2
COPPER
COPPER
1 2
C185
C185
22uF
22uF
6.3V,X5R,+/-10%
6.3V,X5R,+/-10%
1 2
C168
C168
22uF
22uF
6.3V,X5R,+/-10%
6.3V,X5R,+/-10%
VCCA_EXP
VCCA_DAC
C213
C213
*
*
0.1uF
0.1uF
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
Dummy
Dummy
1 2
C175
C175
*
*
10uF
10uF
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
(mA)(mVpp)MinVout
VCCAPLL_EXP 50 20 1.045V
/VCCDPLL_EXP
1 2
C202
C202
*
*
10uF
10uF
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
1 2
C188
C188
*
*
10uF
10uF
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
C218
C218
*
*
0.1uF
0.1uF
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
C171
C171
*
*
0.1uF
0.1uF
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
(mA)MinVout
VCCDQ_CRT 0.5 1.35V
(mA)MinVout
VCCA_EXP 4 1.425V
(mA)MinVout
VCCA_DAC 70 2.97V
1D1V_MCH
3D3V_SYS
Near E19 Pin
C199
C199
*
*
0.1uF
0.1uF
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
Dummy
Dummy
VCCA_GPLLD
C212
C212
*
*
0.1uF
0.1uF
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
VCCA_GPLL
C190
C190
*
*
0.1uF
0.1uF
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
VCCA_DPLLA
VCCA_DPLLB
#REFDE15
#REFDE15
1 2
VCCA_GPLLD
VCCD_HPLL
COPPER
COPPER
VCCA_GPLL
VCCA_HPLL
VCCA_MPLL
VCCA_DPLLA
VCCA_DPLLB
C189
C189
*
*
VCC_HDA
4.7uF
4.7uF
Dummy
Dummy
6.3V, X5R, +/-10%
6.3V, X5R, +/-10%
VCCA_DAC
VCCA_EXP
VCCDQ_CRT
(mA)(mVpp)MinVout
VCCAPLL_EXP 50 20 1.045V
/VCCDPLL_EXP
(mA)(mVpp)MinVout
VCCA_DPLLA/B>102 50 1.045V
U33G
U33G
AA32
VCC_CL_1
AA33
VCC_CL_2
AB32
VCC_CL_3
AB33
VCC_CL_4
AD32
VCC_CL_5
AD33
VCC_CL_6
AE32
VCC_CL_7
AE33
VCC_CL_8
AF32
VCC_CL_9
AJ32
VCC_CL_10
AK31
VCC_CL_11
AL30
VCC_CL_12
AM15
VCC_CL_13
AM16
VCC_CL_14
AM17
VCC_CL_15
AM20
VCC_CL_16
AM21
VCC_CL_17
AM22
VCC_CL_18
AM24
VCC_CL_19
AM25
VCC_CL_20
AM26
VCC_CL_21
AM29
VCC_CL_22
Y32
VCC_CL_23
Y33
VCC_CL_24
AP1
VCC_CL_25
AP2
VCC_CL_26
Y31
VCC_CL_27
AA31
VCC_CL_28
AB31
VCC_CL_29
AC31
VCC_CL_30
AD31
VCC_CL_31
AE31
VCC_CL_32
AF31
VCC_CL_33
AG30
VCC_CL_34
AG31
VCC_CL_35
AJ30
VCC_CL_36
AJ31
VCC_CL_37
AK16
VCC_CL_38
AK17
VCC_CL_39
AK19
VCC_CL_40
AK20
VCC_CL_41
B12
VCCDPLL_EXP
U33
VCCD_HPLL
B16
VCCAPLL_EXP
B22
VCCA_HPLL
A21
VCCA_MPLL
D20
VCCA_DPLLA
C20
VCCA_DPLLB
E19
VCC3_3
AR2
VCC_HDA
B19
VCCA_DAC_1
D19
VCCA_DAC_2
A17
VCC_EXP
B20
VCCDQ_CRT
B17
VSS
Eaglelake-Q
Eaglelake-Q
VCC_HDA
If HDMI is not supported,VCC_HDA
should be shorted to GND
1D1V_MCH
1 2
C429
C429
*
*
10uF
10uF
BACK
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
POWER
POWER
VCC_CKDDR_1
VCC_CKDDR_2
VCC_CKDDR_3
VCC_CKDDR_4
VCCCML_DDR
VCCAVRAM_EXP
1 2
C430
C430
*
*
10uF
10uF
BACK
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
7 OF 10
7 OF 10
VCC_CL_42
VCC_CL_43
VCC_CL_44
VCC_CL_45
VCC_CL_46
VCC_CL_47
VCC_CL_48
VCC_CL_49
VCC_CL_50
VCC_CL_51
VCC_CL_52
VCC_CL_53
VCC_CL_54
VCC_CL_55
VCC_CL_56
VCC_CL_57
VCC_CL_58
VCC_CL_59
VCC_CL_60
VCC_CL_61
VCC_CL_62
VCC_CL_63
VCC_CL_64
VCC_CL_65
VCC_CL_66
VCC_CL_67
VCC_CL_68
VCC_CL_69
VCC_CL_70
VCC_CL_71
VCC_CL_72
VCC_CL_73
VCC_CL_74
VCC_CL_75
VCC_CL_76
VCC_CL_77
VCC_CL_78
VCC_CL_79
VCC_CL_80
VCC_CL_81
VCC_CL_82
VCC_CL_83
VCC_CL_84
VCC_CL_85
VCC_DDR_1
VCC_DDR_2
VCC_DDR_3
VCC_DDR_4
VCC_DDR_5
VCC_DDR_6
VCC_DDR_7
VCC_DDR_8
VCC_DDR_9
VCC_DDR_10
VCC_DDR_11
VCC_DDR_12
VCC_DDR_13
VCC_DDR_14
VCC_DDR_15
1 2
C428
C428
*
*
10uF
10uF
BACK
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
1D1V_MCH 1D1V_MCH
AK21
AK22
AK23
AK24
AK25
AK26
AK27
AK29
AK30
AL1
AL10
AL11
AL12
AL14
AL15
AL16
AL17
AL19
AL2
AL20
AL21
AL22
AL23
AL24
AL25
AL26
AL27
AL29
AL4
AL5
AL6
AL7
AL8
AL9
AM2
AM3
AM4
AJ15
AK14
AJ27
Place these parts close to
AJ29
Y29
VCC_CKDDR ballout in MCH backside
Y30
W31
1D5V_STR
AP44
AT45
AV44
AY40
BA41
(mA)MinVout
BB39
VCC_SMCLK 450 1.7V
BD21
BD25
VCC_CKDDR
BD29
BD34
BD38
BE23
BE27
BE31
BE36
AK32
AL31
AL32
AM31
AM30
AG2
1 2
C495
C495
*
*
10uF
10uF
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
*
*
25V, Y5V, +80%/-20%
25V, Y5V, +80%/-20%
VCCCML_DDR
1 2
C261
C261
*
*
2.2uF
2.2uF
6.3V, Y5V, +80%/-20%
6.3V, Y5V, +80%/-20%
Dummy
Dummy
INT VRM DISABLE: VCCAVRM_EXP --->1.1V
INT VRM ENABLE: VCCAVRM_EXP --->1.5V
for better PCIe Gen2 performance???
refer to EL update summary
052208
1 2
1 2
C493
C493
C494
C494
*
*
*
*
10uF
10uF
10uF
10uF
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
C438
C438
0.1uF
0.1uF
BACK
L29
L29
100nH
100nH
*
*
VCCAVRAM_EXP
0.16uH
1D5V_STR
1 2
1 2
BACK
*
*
1D1V_MCH
*
*
L41
L41
L0805 1uH
L0805 1uH
+/-10%
+/-10%
BACK
#REFDE35
#REFDE35
COPPER
COPPER
C439
C439
22uF
22uF
6.3V,X5R,+/-20%
6.3V,X5R,+/-20%
BACK
1D1V_MCH
1D1V_MCH
1 2
C254
C254
*
*
1uF
1uF
Dummy
Dummy
BACK
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
U33F
1 2
*
*
Dummy
Dummy
C422
C422
1uF
1uF
BACK
AA19
AA21
AA23
AA25
AA27
AA29
AA30
AB20
AB22
AB24
AB26
AB29
AB30
AC16
AC17
AC19
AC21
AC23
AC25
AC27
AC29
AD16
AD17
AD20
AD22
AD24
AD26
AD29
AE16
AE17
AE19
AE21
AE23
AE25
AE27
AE29
AF16
AF17
AF19
AF20
AF21
AF22
AF23
AF24
AF25
AF26
AF27
AF29
AG16
AG17
AG20
AG22
AG24
AG26
AG29
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
U33F
VCC_1
VCC_2
VCC_3
VCC_4
VCC_5
VCC_6
VCC_7
VCC_8
VCC_9
VCC_10
VCC_11
VCC_12
VCC_13
VCC_14
VCC_15
VCC_16
VCC_17
VCC_18
VCC_19
VCC_20
VCC_21
VCC_22
VCC_23
VCC_24
VCC_25
VCC_26
VCC_27
VCC_28
VCC_29
VCC_30
VCC_31
VCC_32
VCC_33
VCC_34
VCC_35
VCC_36
VCC_37
VCC_38
VCC_39
VCC_40
VCC_41
VCC_42
VCC_43
VCC_44
VCC_45
VCC_46
VCC_47
VCC_48
VCC_49
VCC_50
VCC_51
VCC_52
VCC_53
VCC_54
VCC_55
AJ16
VCC_56
AJ17
VCC_57
AJ19
VCC_58
AJ21
VCC_59
AJ23
VCC_60
AJ25
VCC_61
R25
VCC_62
R26
VCC_63
R27
VCC_64
R29
VCC_65
T21
VCC_66
T24
VCC_67
T25
VCC_68
T26
VCC_69
T27
VCC_70
T29
VCC_71
U21
VCC_72
U22
VCC_73
U23
VCC_74
U24
VCC_75
U25
VCC_76
U26
VCC_77
U27
VCC_78
U29
VCC_79
W19
VCC_80
W21
VCC_81
W23
VCC_82
W25
VCC_83
W27
VCC_84
W29
VCC_85
Y20
VCC_86
Y22
VCC_87
Y24
VCC_88
Y26
VCC_89
T22
VCC_90
T23
VCC_91
AC4
VCC_92
AF3
VCC_93
F9
VCC_94
H4
VCC_95
L3
VCC_96
P3
VCC_97
V4
VCC_98
Eaglelake-Q
Eaglelake-Q
1 2
C423
C423
*
*
1uF
1uF
BACK BACK BACK
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
1 2
C424
C424
*
*
1uF
1uF
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
1D1V_MCH
1 2
1 2
C421
C421
C436
C436
*
*
1uF
1uF
1uF
1uF
BACK
BACK
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
POWER
POWER
1 2
C434
C434
*
*
1uF
1uF
Dummy
Dummy
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
6 OF 10
6 OF 10
VCC_EXP_1
VCC_EXP_2
VCC_EXP_3
VCC_EXP_4
VCC_EXP_5
VCC_EXP_6
VCC_EXP_7
VCC_EXP_8
VCC_EXP_9
VCC_EXP_10
VCC_EXP_11
VCC_EXP_12
VCC_EXP_13
VCC_EXP_14
VCC_EXP_15
VCC_EXP_16
VCC_EXP_17
VCC_EXP_18
VCC_EXP_19
VCC_EXP_20
VCC_EXP_21
VCC_EXP_22
VCC_EXP_23
VCC_EXP_24
VCC_EXP_25
VCC_EXP_26
VCC_EXP_27
VCC_EXP_28
VCC_EXP_29
VCC_EXP_30
VCC_EXP_31
VCC_EXP_32
VCC_EXP_33
VCC_EXP_34
VCC_EXP_35
VCC_EXP_36
VCC_EXP_37
VCC_EXP_38
VTT_FSB_1
VTT_FSB_2
VTT_FSB_3
VTT_FSB_4
VTT_FSB_5
VTT_FSB_6
VTT_FSB_7
VTT_FSB_8
VTT_FSB_9
VTT_FSB_10
VTT_FSB_11
VTT_FSB_12
VTT_FSB_13
VTT_FSB_14
VTT_FSB_15
VTT_FSB_16
VTT_FSB_17
VTT_FSB_18
VTT_FSB_19
VTT_FSB_20
VTT_FSB_21
VTT_FSB_22
VTT_FSB_23
VTT_FSB_24
VTT_FSB_25
VTT_FSB_26
VTT_FSB_27
VTT_FSB_28
VTT_FSB_29
VTT_FSB_30
VTT_FSB_31
VTT_FSB_32
VTT_FSB_33
VTT_FSB_34
VTT_FSB_35
BACK
AA14
AA15
AB14
AC15
AD14
AD15
AE14
AE15
AF14
AF15
AG15
AJ10
AJ11
AJ12
AJ13
AJ14
AJ6
AJ7
AJ8
AJ9
AK10
AK11
AK12
AK13
AK6
AK7
AK8
AK9
U14
U15
W15
Y14
Y15
AJ1
AJ2
AK2
AK3
AK4
A25
B25
B26
C24
C26
D22
D23
D24
E23
F21
F22
G21
G22
H21
H22
J21
J22
K21
K22
L21
L22
M21
M22
N20
N21
N22
P20
P21
P22
P24
R20
R21
R22
R23
R24
FSB_VTT
1D1V_MCH
#REFDE25 COPPER #REFDE25 COPPER
#REFDE24 COPPER #REFDE24 COPPER
#REFDE23 COPPER #REFDE23 COPPER
1 2
C277
C277
*
*
10uF
10uF
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
Dummy
Dummy
1D1V_MCH
*
*
Place in 1D1V_MCH_CL plane
(less than 100 mils from the package)
FSB_VTT
*
*
Place in FSB_VTT plane as close to the GMCH as possible
(less than 100 mils from the package)
1D5V_STR
1 2
C303
C303
*
*
2.2uF
2.2uF
6.3V, Y5V, +80%/-20%
6.3V, Y5V, +80%/-20%
Connect ground sides of caps with traces to GND balls
(less than 100 mils from the package)
1D1V_PCIEXPRESS
1 2
1 2
1 2
1 2
C279
C279
*
*
10uF
10uF
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
1 2
C236
C236
*
*
10uF
10uF
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
1 2
C238
C238
2.2uF
2.2uF
6.3V, Y5V, +80%/-20%
6.3V, Y5V, +80%/-20%
1 2
C301
C301
*
*
2.2uF
2.2uF
6.3V, Y5V, +80%/-20%
6.3V, Y5V, +80%/-20%
1250mA
1 2
C278
C278
*
*
10uF
10uF
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
1 2
1 2
C246
C246
10uF
10uF
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
1 2
C420
C420
*
*
2.2uF
2.2uF
6.3V, Y5V, +80%/-20%
6.3V, Y5V, +80%/-20%
1 2
*
*
C304
C304
2.2uF
2.2uF
6.3V, Y5V, +80%/-20%
6.3V, Y5V, +80%/-20%
1 2
C234
C234
C227
C227
*
*
*
*
10uF
10uF
10uF
10uF
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
1 2
C230
C230
*
*
2.2uF
2.2uF
6.3V, Y5V, +80%/-20%
6.3V, Y5V, +80%/-20%
1 2
C306
C306
*
*
2.2uF
2.2uF
6.3V, Y5V, +80%/-20%
6.3V, Y5V, +80%/-20%
FOXCONN PCEG
FOXCONN PCEG
Place these caps close to 1D1V_MCH plane in MCH backside
5
4
3
2
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
FOXCONN PCEG
Eaglelake -GMCH -3
Eaglelake -GMCH -3
Eaglelake -GMCH -3
G41M05
G41M05
G41M05
1
A C
A C
16 34 Friday, August 28, 2009
16 34 Friday, August 28, 2009
16 34 Friday, August 28, 2009
A C
of
of
of
Page 17
5
U33H
U33H
A12
VSS_1
A15
VSS_2
A19
VSS_3
A27
VSS_4
A31
VSS_5
A36
VSS_6
A40
VSS_7
D D
C C
B B
AA11
AA12
AA13
AA16
AA17
AA20
AA22
AA24
AA26
AA34
AA38
AA40
AA44
AB11
AB12
AB16
AB17
AB19
AB21
AB23
AB25
AB27
AB34
AB36
AB39
AC20
AC22
AC24
AC26
AC45
AD12
AD19
AD21
AD23
AD25
AD27
AD34
AD36
AD39
AE11
AE12
AE13
AE20
AE22
AE24
AE26
AE34
AE38
AE40
AE44
AF10
AF11
AF12
AF13
AF33
AF35
AF39
AG19
AG21
AG23
AG25
AG27
AG45
AJ20
AJ22
AJ24
AJ26
A8
VSS_8
AA1
VSS_9
VSS_10
VSS_11
VSS_12
VSS_13
VSS_14
VSS_15
VSS_16
VSS_17
VSS_18
VSS_19
VSS_20
VSS_21
VSS_22
AA8
VSS_23
VSS_24
VSS_25
VSS_26
VSS_27
VSS_28
VSS_29
VSS_30
VSS_31
VSS_32
VSS_33
VSS_34
VSS_35
AB4
VSS_36
AB6
VSS_37
AB7
VSS_38
AB8
VSS_39
VSS_40
VSS_41
VSS_42
VSS_43
VSS_44
AC5
VSS_45
VSS_46
VSS_47
VSS_48
VSS_49
VSS_50
VSS_51
AD3
VSS_52
VSS_53
VSS_54
VSS_55
AD6
VSS_56
AD9
VSS_57
AE1
VSS_58
VSS_59
VSS_60
VSS_61
VSS_62
VSS_63
VSS_64
VSS_65
VSS_66
VSS_67
VSS_68
VSS_69
AE8
VSS_70
VSS_71
VSS_72
VSS_73
VSS_74
VSS_75
VSS_76
VSS_77
AF6
VSS_78
AF7
VSS_79
VSS_80
VSS_81
VSS_82
VSS_83
VSS_84
VSS_85
AG5
VSS_86
AH2
VSS_87
AH3
VSS_88
AH4
VSS_89
VSS_90
VSS_91
VSS_92
VSS_93
GND
GND
4
8 OF 10
8 OF 10
VSS_94
VSS_95
VSS_96
VSS_97
VSS_98
VSS_99
VSS_100
VSS_101
VSS_102
VSS_103
VSS_104
VSS_105
VSS_106
VSS_107
VSS_108
VSS_109
VSS_110
VSS_111
VSS_112
VSS_113
VSS_114
VSS_115
VSS_116
VSS_117
VSS_118
VSS_119
VSS_120
VSS_121
VSS_122
VSS_123
VSS_124
VSS_125
VSS_126
VSS_127
VSS_128
VSS_129
VSS_130
VSS_131
VSS_132
VSS_133
VSS_134
VSS_135
VSS_136
VSS_137
VSS_138
VSS_139
VSS_140
VSS_141
VSS_142
VSS_143
VSS_144
VSS_145
VSS_146
VSS_147
VSS_148
VSS_149
VSS_150
VSS_151
VSS_152
VSS_153
VSS_154
VSS_155
VSS_156
VSS_157
VSS_158
VSS_159
VSS_160
VSS_161
VSS_162
VSS_163
VSS_164
VSS_165
VSS_166
VSS_167
VSS_168
VSS_169
VSS_170
VSS_171
VSS_172
VSS_173
VSS_174
VSS_175
VSS_176
VSS_177
VSS_178
VSS_179
VSS_180
VSS_181
VSS_182
VSS_183
VSS_184
VSS_185
AJ36
AJ39
AJ44
AJ45
AK35
AK38
AK39
AL38
AL44
AL45
AN21
AN22
AN24
AN25
AN26
AN33
AN36
AN38
AN7
AP20
AP21
AP22
AP24
AP25
AP29
AP45
AR10
AR11
AR13
AR16
AR26
AR3
AR31
AR33
AR35
AR39
AR8
AR9
AT1
AT11
AT13
AT17
AT2
AT24
AT29
AT35
AU20
AU22
AU25
AU30
AU35
AU5
AU6
AU9
AV11
AV13
AV15
AV16
AV2
AV21
AV30
AV33
AV38
AV6
AV8
AV9
AW11
AW17
AW20
AW22
AW24
AW26
AW3
AW30
AY1
AY15
AY16
AY21
AY25
AY30
AY45
B10
B21
B27
B29
B34
BA23
F8
BB21
BB25
BB28
BB6
BD12
BD17
BD43
BE10
BE15
BE19
BE21
BE25
BE29
BE34
BE40
3
9 OF 10
U33I
U33I
VSS_186
VSS_187
VSS_188
BD8
VSS_189
VSS_190
VSS_191
VSS_192
VSS_193
VSS_194
VSS_195
VSS_196
VSS_197
C16
VSS_198
C3
VSS_199
C5
VSS_200
D11
VSS_201
D16
VSS_202
D21
VSS_203
D25
VSS_204
D26
VSS_205
D39
VSS_206
D6
VSS_207
D7
VSS_208
E3
VSS_209
E31
VSS_210
E41
VSS_211
E5
VSS_212
F16
VSS_213
F2
VSS_214
F30
VSS_215
F4
VSS_216
F42
VSS_217
F45
VSS_218
G11
VSS_219
G17
VSS_220
G24
VSS_221
G26
VSS_222
G29
VSS_223
G3
VSS_224
G35
VSS_225
H1
VSS_226
H11
VSS_227
H13
VSS_228
H15
VSS_229
H16
VSS_230
H20
VSS_231
H25
VSS_232
H30
VSS_233
H31
VSS_234
H33
VSS_235
H38
VSS_236
H44
VSS_237
H7
VSS_238
H8
VSS_239
H9
VSS_240
J3
VSS_241
J37
VSS_242
J4
VSS_243
J5
VSS_244
J8
VSS_245
J9
VSS_246
K11
VSS_247
K13
VSS_248
K17
VSS_249
K20
VSS_250
K24
VSS_251
K29
VSS_252
K33
VSS_253
K45
VSS_254
L10
VSS_255
L16
VSS_256
L20
VSS_257
U11
VSS_258
U12
VSS_259
U13
VSS_260
U16
VSS_261
U17
VSS_262
U19
VSS_263
U20
VSS_264
U36
VSS_265
U39
VSS_266
U44
VSS_267
U8
VSS_268
W1
VSS_269
W16
VSS_270
GND
GND
9 OF 10
VSS_271
VSS_272
VSS_273
VSS_274
VSS_275
VSS_276
VSS_277
VSS_278
VSS_279
VSS_280
VSS_281
VSS_282
VSS_283
VSS_284
VSS_285
VSS_286
VSS_287
VSS_288
VSS_289
VSS_290
VSS_291
VSS_292
VSS_293
VSS_294
VSS_295
VSS_296
VSS_297
VSS_298
VSS_299
VSS_300
VSS_301
VSS_302
VSS_303
VSS_304
VSS_305
VSS_306
VSS_307
VSS_308
VSS_309
VSS_310
VSS_311
VSS_312
VSS_313
VSS_314
VSS_315
VSS_316
VSS_317
VSS_318
VSS_319
VSS_320
VSS_321
VSS_322
VSS_323
VSS_324
VSS_325
VSS_326
VSS_327
VSS_328
VSS_329
VSS_330
VSS_331
VSS_332
VSS_333
VSS_334
VSS_335
VSS_336
VSS_337
VSS_338
VSS_339
VSS_340
VSS_341
VSS_342
VSS_343
VSS_344
VSS_345
VSS_346
VSS_347
VSS_348
VSS_349
VSS_350
VSS_351
VSS_352
VSS_353
VSS_354
W17
L26
L30
L35
L39
L4
L8
L9
M1
M24
M25
M44
N11
N13
N16
N26
N29
N30
N33
N36
N38
N8
P16
P17
P25
P26
P31
R11
R12
R16
R17
R19
R2
R30
R38
R45
R5
R8
T10
T11
T12
T13
T16
T17
T19
T20
T3
T30
T31
T32
T33
T35
T38
T4
T40
T6
T7
T8
T9
U1
W2
W20
W22
W24
W26
W44
W45
W5
Y10
Y11
Y12
Y13
Y16
Y17
Y19
Y2
Y21
Y23
Y25
Y27
Y3
Y35
Y39
Y9
2
U33J
U33J
GND
GND
Eaglelake-Q
Eaglelake-Q
10 OF 10
10 OF 10
VSS_355
VSS_356
VSS_357
VSS_358
VSS_359
VSS_360
VSS_361
VSS_362
VSS_363
VSS_364
VSS_365
VSS_366
VSS_367
VSS_368
VSS_369
VSS_370
VSS_371
VSS_372
A3
A43
A6
B44
BC1
BC45
BD2
BD44
BE3
BE43
C1
C45
F1
BA5
AD30
AC30
AF30
AE30
1
1
U33_1
U33_1
1
FOXCONN
2
FOXCONN
2
2
Heatsink
Heatsink
FOXCONN PCEG
FOXCONN PCEG
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
FOXCONN PCEG
Eaglelake -GMCH -4
Eaglelake -GMCH -4
Eaglelake -GMCH -4
G41M05
G41M05
G41M05
1
17 34 Friday, August 28, 2009
17 34 Friday, August 28, 2009
17 34 Friday, August 28, 2009
of
of
of
A C
A C
A C
A A
5
4
3
Page 18
5
DIMM2
1D5V_STR
SPD_PWR
*
*
M_BS_B2
C520
C520
SMVREF_B_DDR3
1uF
1uF
SMVREFDQ_B
SA1 SA0
1 0
M_MAA_B0
M_MAA_B1
M_MAA_B2
M_MAA_B3
M_MAA_B4
M_MAA_B5
M_MAA_B6
M_MAA_B7
M_MAA_B8
M_MAA_B9
M_MAA_B10
M_MAA_B11
M_MAA_B12
M_MAA_B13
M_MAA_B14
VTT_DDR
1D5V_STR
M_SCKE_B1
M_SCKE_B0
R398
R398
*
*
1K
1K
+/-1%
+/-1%
SMVREFDQ_B
D D
C C
B B
A A
R338
R338
*
*
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
1D5V_STR
R345
R345
*
*
1K
1K
+/-1%
+/-1%
R336
R336
*
*
1K
1K
+/-1%
+/-1%
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
M_BS_B[2..0] 15
1K
1K
+/-1%
+/-1%
SMB_CLK_MAIN 7,19,20,22,27,31,36
SMB_DATA_MAIN 7,19,20,22,27,31,36
M_SCKE_B[1..0] 15
C402
C402
*
*
1uF
1uF
SMVREF_B_DDR3
C388
C388
*
*
1uF
1uF
M_BS_B[2..0] 15
CK_M_200M_N_DDR2_B 15
CK_M_200M_P_DDR2_B 15
CK_M_200M_N_DDR0_B 15
CK_M_200M_P_DDR0_B 15
M_MAA_B[14..0] 15
M_BS_B1
M_BS_B0
M_SCS_B1J 15
M_SCS_B0J 15
DDR3_DRAMRST_N 15,19
M_CAS_BJ 15
M_RAS_BJ 15
M_WE_BJ 15
5
DIMM2
198
FREE1
187
FREE2
49
FREE3
48
FREE4
240
VTT
120
VTT
239
VSS
235
VSS
232
VSS
229
VSS
226
VSS
223
VSS
220
VSS
217
VSS
214
VSS
211
VSS
208
VSS
205
VSS
202
VSS
199
VSS
166
VSS
163
VSS
160
VSS
157
VSS
154
VSS
151
VSS
148
VSS
145
VSS
142
VSS
139
VSS
136
VSS
133
VSS
130
VSS
127
VSS
124
VSS
121
VSS
119
VSS
116
VSS
113
VSS
110
VSS
107
VSS
104
VSS
101
VSS
98
VSS
95
VSS
92
VSS
89
VSS
86
VSS
83
VSS
80
VSS
47
VSS
44
VSS
41
VSS
38
VSS
35
VSS
32
VSS
29
VSS
26
VSS
23
VSS
20
VSS
17
VSS
14
VSS
11
VSS
8
VSS
5
VSS
2
VSS
197
VDDQ
194
VDDQ
191
VDDQ
189
VDDQ
186
VDDQ
183
VDDQ
182
VDDQ
179
VDDQ
176
VDDQ
173
VDDQ
170
VDDQ
78
VDD
75
VDD
72
VDD
69
VDD
66
VDD
65
VDD
62
VDD
60
VDD
57
VDD
54
VDD
51
VDD
236
VDDSPD
67
VREFCA
1
VREFDQ
118
SCL
238
SDA
237
SA1
117
SA0
52
BA2
190
BA1
71
BA0
169
CKE1
50
CKE0
76
S1*
193
S0*
64
CK1/NU*
63
CK1/NU
185
CK0*
184
CK0
188
A0
181
A1
61
A2
180
A3
59
A4
58
A5
178
A6
56
A7
177
A8
175
A9
70
A10/AP
55
A11
174
A12
196
A13
172
A14
171
A15
168
RESET*
74
CAS*
192
RAS*
73
WE*
DDR III
DDR III
4
79
RSVD
ODT1
ODT0
NC/PAR_IN
NC/ERR_OUT
NC/TEST4
CB<0>
CB<1>
CB<2>
CB<3>
CB<4>
CB<5>
CB<6>
CB<7>
DQS<0>
DQS*<0>
DQS<1>
DQS*<1>
DQS<2>
DQS*<2>
DQS<3>
DQS*<3>
DQS<4>
DQS*<4>
DQS<5>
DQS*<5>
DQS<6>
DQS*<6>
DQS<7>
DQS*<7>
DQS<8>
DQS*<8>
DM0/DQS9
DQS9*
DM1/DQS10
DQS10*
DM2/DQS11
DQS11*
DM3/DQS12
DQS12*
DM4/DQS13
DQS13*
DM5/DQS14
DQS14*
DM6/DQS15
DQS15*
DM7/DQS16
NC/DQS16*
DM8/DQS17
DQS17*
DDRIII
DDRIII
DQ<0>
DQ<1>
DQ<2>
DQ<3>
DQ<4>
DQ<5>
DQ<6>
DQ<7>
DQ<8>
DQ<9>
DQ<10>
DQ<11>
DQ<12>
DQ<13>
DQ<14>
DQ<15>
DQ<16>
DQ<17>
DQ<18>
DQ<19>
DQ<20>
DQ<21>
DQ<22>
DQ<23>
DQ<24>
DQ<25>
DQ<26>
DQ<27>
DQ<28>
DQ<29>
DQ<30>
DQ<31>
DQ<32>
DQ<33>
DQ<34>
DQ<35>
DQ<36>
DQ<37>
DQ<38>
DQ<39>
DQ<40>
DQ<41>
DQ<42>
DQ<43>
DQ<44>
DQ<45>
DQ<46>
DQ<47>
DQ<48>
DQ<49>
DQ<50>
DQ<51>
DQ<52>
DQ<53>
DQ<54>
DQ<55>
DQ<56>
DQ<57>
DQ<58>
DQ<59>
DQ<60>
DQ<61>
DQ<62>
DQ<63>
4
77
195
68
53
167
39
40
45
46
158
159
164
165
7
6
16
15
25
24
34
33
85
84
94
93
103
102
112
111
43
42
125
126
134
135
143
144
152
153
203
204
212
213
221
222
230
231
161
162
3
4
9
10
122
123
128
129
12
13
18
19
131
132
137
138
21
22
27
28
140
141
146
147
30
31
36
37
149
150
155
156
81
82
87
88
200
201
206
207
90
91
96
97
209
210
215
216
99
100
105
106
218
219
224
225
108
109
114
115
227
228
233
234
M_ODT_B1
M_ODT_B0
M_DQS_B0
M_DQS_BJ0
M_DQS_B1
M_DQS_BJ1
M_DQS_B2
M_DQS_BJ2
M_DQS_B3
M_DQS_BJ3
M_DQS_B4
M_DQS_BJ4
M_DQS_B5
M_DQS_BJ5
M_DQS_B6
M_DQS_BJ6
M_DQS_B7
M_DQS_BJ7
M_DQM_B0
M_DQM_B1
M_DQM_B2
M_DQM_B3
M_DQM_B4
M_DQM_B5
M_DQM_B6
M_DQM_B7
M_DATA_B0
M_DATA_B1
M_DATA_B2
M_DATA_B3
M_DATA_B4
M_DATA_B5
M_DATA_B6
M_DATA_B7
M_DATA_B8
M_DATA_B9
M_DATA_B10
M_DATA_B11
M_DATA_B12
M_DATA_B13
M_DATA_B14
M_DATA_B15
M_DATA_B16
M_DATA_B17
M_DATA_B18
M_DATA_B19
M_DATA_B20
M_DATA_B21
M_DATA_B22
M_DATA_B23
M_DATA_B24
M_DATA_B25
M_DATA_B26
M_DATA_B27
M_DATA_B28
M_DATA_B29
M_DATA_B30
M_DATA_B31
M_DATA_B32
M_DATA_B33
M_DATA_B34
M_DATA_B35
M_DATA_B36
M_DATA_B37
M_DATA_B38
M_DATA_B39
M_DATA_B40
M_DATA_B41
M_DATA_B42
M_DATA_B43
M_DATA_B44
M_DATA_B45
M_DATA_B46
M_DATA_B47
M_DATA_B48
M_DATA_B49
M_DATA_B50
M_DATA_B51
M_DATA_B52
M_DATA_B53
M_DATA_B54
M_DATA_B55
M_DATA_B56
M_DATA_B57
M_DATA_B58
M_DATA_B59
M_DATA_B60
M_DATA_B61
M_DATA_B62
M_DATA_B63
M_ODT_B[1..0] 15
M_DQM_B[7..0] 15
M_DATA_B[63..0] 15
M_DQS_B[7..0] 15
M_DQS_BJ[7..0] 15
3
VTT_DDR
VTT_DDR
C498 0.1uF
C498 0.1uF
C394
C394
1 2
4.7uF
4.7uF
*
*
6.3V, X5R, +/-10%
6.3V, X5R, +/-10%
*
*
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
1D5V_STR
*
*
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
1D5V_STR
*
*
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
3
Place around DIMM PIN
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
C376 1uF
C376 1uF
C331 1uF
C331 1uF
*
*
*
*
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
C427 1uF
C427 1uF
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
C337 1uF
C337 1uF
C431
C431
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
C499 0.1uF
C499 0.1uF
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
2
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
C378 1uF
C378 1uF
C335 1uF
C335 1uF
*
*
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
*
*
*
*
2
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
C377 1uF
C377 1uF
*
*
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
C443
C443
0.1uF
0.1uF
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
C444 1uF
C444 1uF
C336 1uF
C336 1uF
*
*
*
*
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
Title
Title
Title
DDR2 Channel B
DDR2 Channel B
DDR2 Channel B
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
1
FOXCONN PCEG
FOXCONN PCEG
FOXCONN PCEG
G41M05
G41M05
G41M05
1
18 34 Friday, August 28, 2009
18 34 Friday, August 28, 2009
18 34 Friday, August 28, 2009
A C
A C
A C
of
of
of
Page 19
5
1D5V_STR
SPD_PWR
*
*
C519
C519
1uF
1uF
SA2 SA1 SA0
0 0 0
VTT_DDR
1D5V_STR
3D3V_SYS
R296
R296
*
*
0
0
+/-5%
+/-5%
SMVREF_A_DDR3
SMVREFDQ_A
M_SCKE_A1
M_SCKE_A0
M_SCS_A1J_DDR3
M_SCS_A0J
M_MAA_A0_DDR3
M_MAA_A1
M_MAA_A2
M_MAA_A3
M_MAA_A4
M_MAA_A5
M_MAA_A6
M_MAA_A7
M_MAA_A8
M_MAA_A9
M_MAA_A10
M_MAA_A11
M_MAA_A12
M_MAA_A13
M_MAA_A14
R340
R340
*
*
1K
1K
+/-1%
+/-1%
SMVREF_A_DDR3
C361
C361
R339
D D
C C
B B
A A
R339
*
*
1D5V_STR
*
*
*
*
SMB_CLK_MAIN 7,18,20,22,27,31,36
SMB_DATA_MAIN 7,18,20,22,27,31,36
M_BS_A[2..0] 15
M_SCKE_A[1..0] 15
CK_M_200M_N_DDR0_A 15
CK_M_200M_P_DDR0_A 15
CK_M_200M_N_DDR2_A 15
CK_M_200M_P_DDR2_A 15
1K
1K
+/-1%
+/-1%
R325
R325
1K
1K
+/-1%
+/-1%
R323
R323
1K
1K
+/-1%
+/-1%
M_MAA_A[14..1] 15
1uF
1uF
*
*
16V, Y5V, +80/-20%
16V, Y5V, +80/-20%
SMVREFDQ_A
C355
C355
1uF
1uF
*
*
16V, Y5V, +80/-20%
16V, Y5V, +80/-20%
M_MAA_A0_DDR3 15
5
M_BS_A2
M_BS_A1
M_BS_A0
M_SCS_A1J_DDR3 15
M_SCS_A0J 15
DDR3_DRAMRST_N 15,18
M_CAS_AJ 15
M_RAS_AJ 15
M_WE_AJ_DDR3 15
DIMM1
DIMM1
198
FREE1
187
FREE2
49
FREE3
48
FREE4
240
VTT
120
VTT
239
VSS
235
VSS
232
VSS
229
VSS
226
VSS
223
VSS
220
VSS
217
VSS
214
VSS
211
VSS
208
VSS
205
VSS
202
VSS
199
VSS
166
VSS
163
VSS
160
VSS
157
VSS
154
VSS
151
VSS
148
VSS
145
VSS
142
VSS
139
VSS
136
VSS
133
VSS
130
VSS
127
VSS
124
VSS
121
VSS
119
VSS
116
VSS
113
VSS
110
VSS
107
VSS
104
VSS
101
VSS
98
VSS
95
VSS
92
VSS
89
VSS
86
VSS
83
VSS
80
VSS
47
VSS
44
VSS
41
VSS
38
VSS
35
VSS
32
VSS
29
VSS
26
VSS
23
VSS
20
VSS
17
VSS
14
VSS
11
VSS
8
VSS
5
VSS
2
VSS
197
VDDQ
194
VDDQ
191
VDDQ
189
VDDQ
186
VDDQ
183
VDDQ
182
VDDQ
179
VDDQ
176
VDDQ
173
VDDQ
170
VDDQ
78
VDD
75
VDD
72
VDD
69
VDD
66
VDD
65
VDD
62
VDD
60
VDD
57
VDD
54
VDD
51
VDD
236
VDDSPD
67
VREFCA
1
VREFDQ
118
SCL
238
SDA
237
SA1
117
SA0
52
BA2
190
BA1
71
BA0
169
CKE1
50
CKE0
76
S1*
193
S0*
64
CK1/NU*
63
CK1/NU
185
CK0*
184
CK0
188
A0
181
A1
61
A2
180
A3
59
A4
58
A5
178
A6
56
A7
177
A8
175
A9
70
A10/AP
55
A11
174
A12
196
A13
172
A14
171
A15
168
RESET*
74
CAS*
192
RAS*
73
WE*
DDR III
DDR III
4
79
RSVD
ODT1
ODT0
NC/PAR_IN
NC/ERR_OUT
NC/TEST4
CB<0>
CB<1>
CB<2>
CB<3>
CB<4>
CB<5>
CB<6>
CB<7>
DQS<0>
DQS*<0>
DQS<1>
DQS*<1>
DQS<2>
DQS*<2>
DQS<3>
DQS*<3>
DQS<4>
DQS*<4>
DQS<5>
DQS*<5>
DQS<6>
DQS*<6>
DQS<7>
DQS*<7>
DQS<8>
DQS*<8>
DM0/DQS9
DQS9*
DM1/DQS10
DQS10*
DM2/DQS11
DQS11*
DM3/DQS12
DQS12*
DM4/DQS13
DQS13*
DM5/DQS14
DQS14*
DM6/DQS15
DQS15*
DM7/DQS16
NC/DQS16*
DM8/DQS17
DQS17*
DDRIII
DDRIII
DQ<0>
DQ<1>
DQ<2>
DQ<3>
DQ<4>
DQ<5>
DQ<6>
DQ<7>
DQ<8>
DQ<9>
DQ<10>
DQ<11>
DQ<12>
DQ<13>
DQ<14>
DQ<15>
DQ<16>
DQ<17>
DQ<18>
DQ<19>
DQ<20>
DQ<21>
DQ<22>
DQ<23>
DQ<24>
DQ<25>
DQ<26>
DQ<27>
DQ<28>
DQ<29>
DQ<30>
DQ<31>
DQ<32>
DQ<33>
DQ<34>
DQ<35>
DQ<36>
DQ<37>
DQ<38>
DQ<39>
DQ<40>
DQ<41>
DQ<42>
DQ<43>
DQ<44>
DQ<45>
DQ<46>
DQ<47>
DQ<48>
DQ<49>
DQ<50>
DQ<51>
DQ<52>
DQ<53>
DQ<54>
DQ<55>
DQ<56>
DQ<57>
DQ<58>
DQ<59>
DQ<60>
DQ<61>
DQ<62>
DQ<63>
4
M_ODT_A1
77
M_ODT_A0
195
68
53
167
39
40
45
46
158
159
164
165
7
M_DQS_AJ0
6
16
M_DQS_AJ1
15
25
M_DQS_AJ2
24
34
M_DQS_AJ3
33
85
M_DQS_AJ4
84
94
M_DQS_AJ5
93
103
M_DQS_AJ6
102
112
M_DQS_AJ7
111
43
42
M_DQM_A0
125
126
M_DQM_A1
134
135
M_DQM_A2
143
144
M_DQM_A3
152
153
M_DQM_A4
203
204
M_DQM_A5
212
213
M_DQM_A6
221
222
M_DQM_A7
230
231
161
162
3
4
9
10
122
123
128
129
12
13
18
19
131
132
137
138
21
22
27
28
140
141
146
147
30
31
36
37
149
150
155
156
81
82
87
88
200
201
206
207
90
91
96
97
209
210
215
216
99
100
105
106
218
219
224
225
108
109
114
115
227
228
233
234
M_DATA_A0
M_DATA_A1
M_DATA_A2
M_DATA_A3
M_DATA_A4
M_DATA_A5
M_DATA_A6
M_DATA_A7
M_DATA_A8
M_DATA_A9
M_DATA_A10
M_DATA_A11
M_DATA_A12
M_DATA_A13
M_DATA_A14
M_DATA_A15
M_DATA_A16
M_DATA_A17
M_DATA_A18
M_DATA_A19
M_DATA_A20
M_DATA_A21
M_DATA_A22
M_DATA_A23
M_DATA_A24
M_DATA_A25
M_DATA_A26
M_DATA_A27
M_DATA_A28
M_DATA_A29
M_DATA_A30
M_DATA_A31
M_DATA_A32
M_DATA_A33
M_DATA_A34
M_DATA_A35
M_DATA_A36
M_DATA_A37
M_DATA_A38
M_DATA_A39
M_DATA_A40
M_DATA_A41
M_DATA_A42
M_DATA_A43
M_DATA_A44
M_DATA_A45
M_DATA_A46
M_DATA_A47
M_DATA_A48
M_DATA_A49
M_DATA_A50
M_DATA_A51
M_DATA_A52
M_DATA_A53
M_DATA_A54
M_DATA_A55
M_DATA_A56
M_DATA_A57
M_DATA_A58
M_DATA_A59
M_DATA_A60
M_DATA_A61
M_DATA_A62
M_DATA_A63
M_DQS_A0
M_DQS_A1
M_DQS_A2
M_DQS_A3
M_DQS_A4
M_DQS_A5
M_DQS_A6
M_DQS_A7
M_ODT_A[1..0] 15
M_DQS_A[7..0] 15
M_DATA_A[63..0] 15
3
M_DQS_AJ[7..0] 15
M_DQM_A[7..0] 15
3
VTT_DDR
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
C374 0.1uF
C374 0.1uF
VTT_DDR
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
2
1D5V_STR
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
C389 1uF
C389 1uF
C362 1uF
C362 1uF
*
*
*
*
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
C437 0.1uF
C437 0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
C369 1uF
C369 1uF
*
*
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
*
*
1D5V_STR
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
C358 1uF
C358 1uF
C364 1uF
C364 1uF
*
*
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
C440 0.1uF
C440 0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
2
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
C407 0.1uF
C407 0.1uF
*
*
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
C370 0.1uF
C370 0.1uF
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
C360 1uF
C360 1uF
C365 1uF
C365 1uF
*
*
*
*
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
CAP,1uF,+80%/-20%,Y5V,10V,G,SMD0603
C409 1uF
C409 1uF
*
*
C410 1uF
C410 1uF
C442 1uF
C442 1uF
*
*
*
*
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
Title
Title
Title
DDR2 Channel B
DDR2 Channel B
DDR2 Channel B
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
1
FOXCONN PCEG
FOXCONN PCEG
FOXCONN PCEG
G41M05
G41M05
G41M05
1
19 34 Friday, October 23, 2009
19 34 Friday, October 23, 2009
19 34 Friday, October 23, 2009
A C
A C
A C
of
of
of
Page 20
5
12V_SYS 12V_SYS 3D3V_SYS 3D3V_SB 3D3V_SYS
SMB_CLK_MAIN 7,18,19,22,27,31,36
SMB_DATA_MAIN 7,18,19,22,27,31,36
D D
EXP_TXP0 14
EXP_TXN0 14
EXP_TXP1 14
EXP_TXN1 14
EXP_TXP2 14
EXP_TXN2 14
EXP_TXP3 14
EXP_TXN3 14
SDVO_CTRLDATA 14
EXP_TXP4 14
EXP_TXN4 14
EXP_TXP5 14
EXP_TXN5 14
EXP_TXP6 14
EXP_TXN6 14
C C
B B
EXP_TXP7 14
EXP_TXN7 14
GMCH_EXP_EN_HDR 14
EXP_TXP8 14
EXP_TXN8 14
EXP_TXP9 14
EXP_TXN9 14
EXP_TXP10 14
EXP_TXN10 14
EXP_TXP11 14
EXP_TXN11 14
EXP_TXP12 14
EXP_TXN12 14
EXP_TXP13 14
EXP_TXN13 14
EXP_TXP14 14
EXP_TXN14 14
EXP_TXP15 14
EXP_TXN15 14
EXP_TXP0
EXP_TXN0
SDVO_CTRLCLK 14
EXP_TXP1
EXP_TXN1
EXP_TXP2
EXP_TXN2
EXP_TXP3
EXP_TXN3
EXP_TXP4_GFX
EXP_TXN4_GFX
EXP_TXP5_GFX
EXP_TXN5_GFX
EXP_TXP6_GFX
EXP_TXN6_GFX
EXP_TXP7_GFX
EXP_TXN7_GFX
EXP_TXP8
EXP_TXN8
EXP_TXP9
EXP_TXN9
EXP_TXP10
EXP_TXN10
EXP_TXP11
EXP_TXN11
EXP_TXP12
EXP_TXN12
EXP_TXP13
EXP_TXN13
EXP_TXP14
EXP_TXN14
EXP_TXP15
EXP_TXN15
C151 0.1uF 16V, X7R, +/-10%
C151 0.1uF 16V, X7R, +/-10%
C154 0.1uF 16V, X7R, +/-10%
C154 0.1uF 16V, X7R, +/-10%
#REFDE4
#REFDE4
COPPER
COPPER
C159 0.1uF 16V, X7R, +/-10%
C159 0.1uF 16V, X7R, +/-10%
C161 0.1uF 16V, X7R, +/-10%
C161 0.1uF 16V, X7R, +/-10%
C164 0.1uF 16V, X7R, +/-10%
C164 0.1uF 16V, X7R, +/-10%
C166 0.1uF 16V, X7R, +/-10%
C166 0.1uF 16V, X7R, +/-10%
C169 0.1uF 16V, X7R, +/-10%
C169 0.1uF 16V, X7R, +/-10%
C170 0.1uF 16V, X7R, +/-10%
C170 0.1uF 16V, X7R, +/-10%
#REFDE13
#REFDE13
COPPER
COPPER
C182 0.1uF 16V, X7R, +/-10%
C182 0.1uF 16V, X7R, +/-10%
C186 0.1uF 16V, X7R, +/-10%
C186 0.1uF 16V, X7R, +/-10%
C211 0.1uF 16V, X7R, +/-10%
C211 0.1uF 16V, X7R, +/-10%
C203 0.1uF 16V, X7R, +/-10%
C203 0.1uF 16V, X7R, +/-10%
C223 0.1uF 16V, X7R, +/-10%
C223 0.1uF 16V, X7R, +/-10%
C222 0.1uF 16V, X7R, +/-10%
C222 0.1uF 16V, X7R, +/-10%
C233 0.1uF 16V, X7R, +/-10%
C233 0.1uF 16V, X7R, +/-10%
C232 0.1uF 16V, X7R, +/-10%
C232 0.1uF 16V, X7R, +/-10%
#REFDE22
#REFDE22
COPPER
COPPER
C237 0.1uF 16V, X7R, +/-10%
C237 0.1uF 16V, X7R, +/-10%
C239 0.1uF 16V, X7R, +/-10%
C239 0.1uF 16V, X7R, +/-10%
C242 0.1uF 16V, X7R, +/-10%
C242 0.1uF 16V, X7R, +/-10%
C243 0.1uF 16V, X7R, +/-10%
C243 0.1uF 16V, X7R, +/-10%
C253 0.1uF 16V, X7R, +/-10%
C253 0.1uF 16V, X7R, +/-10%
C249 0.1uF 16V, X7R, +/-10%
C249 0.1uF 16V, X7R, +/-10%
C263 0.1uF 16V, X7R, +/-10%
C263 0.1uF 16V, X7R, +/-10%
C260 0.1uF 16V, X7R, +/-10%
C260 0.1uF 16V, X7R, +/-10%
C266 0.1uF 16V, X7R, +/-10%
C266 0.1uF 16V, X7R, +/-10%
C269 0.1uF 16V, X7R, +/-10%
C269 0.1uF 16V, X7R, +/-10%
C276 0.1uF 16V, X7R, +/-10%
C276 0.1uF 16V, X7R, +/-10%
C275 0.1uF 16V, X7R, +/-10%
C275 0.1uF 16V, X7R, +/-10%
C284 0.1uF 16V, X7R, +/-10%
C284 0.1uF 16V, X7R, +/-10%
C283 0.1uF 16V, X7R, +/-10%
C283 0.1uF 16V, X7R, +/-10%
C292 0.1uF 16V, X7R, +/-10%
C292 0.1uF 16V, X7R, +/-10%
C291 0.1uF 16V, X7R, +/-10%
C291 0.1uF 16V, X7R, +/-10%
WAKEJ 22,27
*
*
*
*
1 2
*
*
*
*
*
*
*
*
*
*
*
*
1 2
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
1 2
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
*
WAKEJ
EXP_TXP0_C
EXP_TXN0_C
SDVO_CTRLCLK_PCIE
EXP_TXP1_C
EXP_TXN1_C
EXP_TXP2_C
EXP_TXN2_C
EXP_TXP3_C
EXP_TXN3_C
SDVO_CTRLDATA_PCIE
EXP_TXP4_GFX_C
EXP_TXN4_GFX_C
EXP_TXP5_GFX_C
EXP_TXN5_GFX_C
EXP_TXP6_GFX_C
EXP_TXN6_GFX_C
EXP_TXP7_GFX_C
EXP_TXN7_GFX_C
EXP_PRSNT_C
EXP_TXP8_C
EXP_TXN8_C
EXP_TXP9_C
EXP_TXN9_C
EXP_TXP10_C
EXP_TXN10_C
EXP_TXP11_C
EXP_TXN11_C
EXP_TXP12_C
EXP_TXN12_C
EXP_TXP13_C
EXP_TXN13_C
EXP_TXP14_C
EXP_TXN14_C
EXP_TXP15_C
EXP_TXN15_C
B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11
B12
B13
B14
B15
B16
B17
B18
B19
B20
B21
B22
B23
B24
B25
B26
B27
B28
B29
B30
B31
B32
B33
B34
B35
B36
B37
B38
B39
B40
B41
B42
B43
B44
B45
B46
B47
B48
B49
B50
B51
B52
B53
B54
B55
B56
B57
B58
B59
B60
B61
B62
B63
B64
B65
B66
B67
B68
B69
B70
B71
B72
B73
B74
B75
B76
B77
B78
B79
B80
B81
B82
4
PCI-E1_16X
PCI-E1_16X
12V
12V
RSVD1
GND
SMCLK
SMDAT
GND
3.3V
JTAG1
3.3VAUX
WAKE#
RSVD2
GND
HSOP0
HSON0
GND
PRSNT2_B17#
GND
HSOP1
HSON1
GND
GND
HSOP2
HSON2
GND
GND
HSOP3
HSON3
GND
RSVD4
PRSNT2_B31#
GND
HSOP4
HSON4
GND
GND
HSOP5
HSON5
GND
GND
HSOP6
HSON6
GND
GND
HSOP7
HSON7
GND
PRSNT2_B48#
GND
HSOP8
HSON8
GND
GND
HSOP9
HSON9
GND
GND
HSOP10
HSON10
GND
GND
HSOP11
HSON11
GND
GND
HSOP12
HSON12
GND
GND
HSOP13
HSON13
GND
GND
HSOP14
HSON14
GND
GND
HSOP15
HSON15
GND
PRSNT2_B81#
RSVD7
PRSNT1#
KEY
KEY
REFCLK+
Slot-PCIE-16X
Slot-PCIE-16X
JTAG2
JTAG3
JTAG4
JTAG5
PWRGD
REFCLK-
HSIP0
HSIN0
RSVD3
HSIP1
HSIN1
HSIP2
HSIN2
HSIP3
HSIN3
RSVD5
RSVD
HSIP4
HSIN4
HSIP5
HSIN5
HSIP6
HSIN6
HSIP7
HSIN7
RSVD6
HSIP8
HSIN8
HSIP9
HSIN9
HSIP10
HSIN10
HSIP11
HSIN11
HSIP12
HSIN12
HSIP13
HSIN13
HSIP14
HSIN14
HSIP15
HSIN15
3
A1
A2
12V
A3
12V
A4
GND
A5
A6
A7
A8
A9
3.3V
A10
3.3V
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
GND
A11
A12
A13
A14
A15
A16
A17
A18
A19
A20
A21
A22
A23
A24
A25
A26
A27
A28
A29
A30
A31
A32
A33
A34
A35
A36
A37
A38
A39
A40
A41
A42
A43
A44
A45
A46
A47
A48
A49
A50
A51
A52
A53
A54
A55
A56
A57
A58
A59
A60
A61
A62
A63
A64
A65
A66
A67
A68
A69
A70
A71
A72
A73
A74
A75
A76
A77
A78
A79
A80
A81
A82
PLTRSTJ
CK_PE_100M_P_16PORT
CK_PE_100M_N_16PORT
EXP_RXP0
EXP_RXN0
EXP_RXP1
EXP_RXN1
EXP_RXP2
EXP_RXN2
EXP_RXP3
EXP_RXN3
EXP_RXP4
EXP_RXN4
EXP_RXP5
EXP_RXN5
EXP_RXP6
EXP_RXN6
EXP_RXP7_SW
EXP_RXN7_SW
EXP_RXP8
EXP_RXN8
EXP_RXP9
EXP_RXN9
EXP_RXP10
EXP_RXN10
EXP_RXP11
EXP_RXN11
EXP_RXP12
EXP_RXN12
EXP_RXP13
EXP_RXN13
EXP_RXP14
EXP_RXN14
EXP_RXP15
EXP_RXN15
PLTRSTJ 14,22,27,30
CK_PE_100M_P_16PORT 7
CK_PE_100M_N_16PORT 7
EXP_RXP0 14
EXP_RXN0 14
EXP_RXP1 14
EXP_RXN1 14
EXP_RXP2 14
EXP_RXN2 14
EXP_RXP3 14
EXP_RXN3 14
EXP_RXP4 14
EXP_RXN4 14
EXP_RXP5 14
EXP_RXN5 14
EXP_RXP6 14
EXP_RXN6 14
EXP_RXP7 14
EXP_RXN7 14
EXP_RXP8 14
EXP_RXN8 14
EXP_RXP9 14
EXP_RXN9 14
EXP_RXP10 14
EXP_RXN10 14
EXP_RXP11 14
EXP_RXN11 14
EXP_RXP12 14
EXP_RXN12 14
EXP_RXP13 14
EXP_RXN13 14
EXP_RXP14 14
EXP_RXN14 14
EXP_RXP15 14
EXP_RXN15 14
2
1
Change to another part.
050608
3D3V_SB 12V_SYS 3D3V_SYS
C112
EC23
EC23
470uF
470uF
*
*
16V, +/-20%
16V, +/-20%
A A
5
C112
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
EC29
EC29
1000uF
1000uF
*
*
+/-20%
+/-20%
4
C129
C129
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
FOXCONN PCEG
FOXCONN PCEG
Title
Title
Title
PCI Express x16 Gfx Slot
PCI Express x16 Gfx Slot
PCI Express x16 Gfx Slot
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
3
2
Date: Sheet
FOXCONN PCEG
G41M05
G41M05
G41M05
1
20 34 Friday, August 28, 2009
20 34 Friday, August 28, 2009
20 34 Friday, August 28, 2009
A C
A C
A C
of
of
of
Page 21
5
D D
4
3
2
1
5V_DDCA_CLK
5V_DDCA_DATA
VSYNC_S VSYNC
HSYNC_S
5V_SYS
*
*
2 1
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
*
*
F1
F1
Fuse 1.5A
Fuse 1.5A
L10
L10
FB 300 Ohm
FB 300 Ohm
VGA
VGA
VGA
VGA
SCL
SCL
GND
GND
15
GND
GND
10
VSYNC
VSYNC
14
NC
NC
9
HSYNC
HSYNC
13
GND
GND
8
SDA
SDA
12
GND
GND
7
ID1
ID1
11
GND
C69
C69
0.1uF
0.1uF
GND
6
Title
Title
Title
VGA
VGA
VGA
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
5
ID0
ID0
4
B
B
3
G
G
2
R
R
1
CONN-VGA
CONN-VGA
16
17
FOXCONN PCEG
FOXCONN PCEG
FOXCONN PCEG
G41M05
G41M05
G41M05
1
A C
A C
21 34 Friday, August 28, 2009
21 34 Friday, August 28, 2009
21 34 Friday, August 28, 2009
A C
of
of
of
3D3V_SYS
RED
5V_DDCA_CLK
+/-1%
+/-1%
5V_DDCA_DATA
RED 14
GREEN 14
BLUE 14
BAV99DPTQ7BAV99DPT
231
Q7
4
5
6
GREEN
3D3V_SYS
231
Q8
BAV99DPTQ8BAV99DPT
4
5
6
BLUE
R43
R43
*
*
150
150
+/ -1%
+/ -1%
R47
R47
*
*
150
150
+/ -1%
+/ -1%
R54
R54
*
*
150
150
+/ -1%
+/ -1%
The 150 Ohm resistors near VGA connector and
minimizing length to filter. The filters to VGA
connector maximum distance 800 mils.
VSYNC_S
HSYNC_S
3D3V_SYS
VSYNC 14
231
Q5
BAV99DPTQ5BAV99DPT
5
6
HSYNC 14
HSYNC
3
5V_SYS 5V_SYS
C C
RGB routing
1. from GMCH to the first 150 ohm resistor: 7.5 mils(min. 6 mils spacing )
2. from the first 150 ohm res. to the second 150 ohm resistor: 4 mils
3. from the second 150 ohm resistor to connector: 4 mils
4. spacing minimum 6 mils, 30 mils spacing is recommended
5. R,G,B should be length matched to 700 mils, max. length is 8400 mils
6. R,G,B signals should be ground referenced
C35
C35
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
EMI cap. for RGB layer change
C24
C24
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
Dummy
Dummy
3D3V_SYS 5V_SYS
RN5
RN5
642
2.2K
2.2K
+/-5%
+/-5%
135
7 8
*
*
3D3V_SYS
B B
A A
DDCA_CLK
DDCA_CLK 14
DDCA_DATA
DDCA_DATA 14
2N7002DWQ22N7002DW
1
4
S1
S2
2
5
G1
G2
6
3
D1
D2
Q2
231
Q1
BAV99DPTQ1BAV99DPT
4
5
6
R22
R22
100 Ohm
100 Ohm
5
4
R10
R10
100 Ohm
100 Ohm
*
*
+/-1%
+/-1%
*
*
5V_SYS
L5
L5
*
*
82nH@100MHz
82nH@100MHz
C37
C37
3.3pF
3.3pF
*
*
50V, NPO, +/-0.25pF
50V, NPO, +/-0.25pF
L6
L6
82nH@100MHz
82nH@100MHz
C45
C45
3.3pF
3.3pF
*
*
50V, NPO, +/-0.25pF
50V, NPO, +/-0.25pF
L9
L9
82nH@100MHz
82nH@100MHz
C64
C64
3.3pF
3.3pF
*
*
50V, NPO, +/-0.25pF
50V, NPO, +/-0.25pF
4
C15,C26 Near by the connector
L3
L3
C39
C39
22pF
22pF
*
*
50V, NPO, +/-5%
50V, NPO, +/-5%
L8
L8
*
*
C52
C52
22pF
22pF
*
*
50V, NPO, +/-5%
50V, NPO, +/-5%
L11
L11
*
*
C66
C66
22pF
22pF
*
*
50V, NPO, +/-5%
50V, NPO, +/-5%
100nH
100nH
100nH
100nH
100nH
100nH
*
*
C30
C30
10pF
10pF
*
*
50V, NPO, +/-5%
50V, NPO, +/-5%
L_RED
C22
C22
10pF
10pF
*
*
50V, NPO, +/-5%
50V, NPO, +/-5%
Dummy
Dummy
C18
C18
10pF
10pF
*
*
50V, NPO, +/-5%
50V, NPO, +/-5%
Dummy
Dummy
L_GREEN
L_BLUE
2
*
*
C42
C42
10pF
10pF
*
*
50V, NPO, +/-5%
50V, NPO, +/-5%
*
*
C61
C61
10pF
10pF
*
*
50V, NPO, +/-5%
50V, NPO, +/-5%
Page 22
5
D D
HSI_N1_SLOT 27
HSI_P1_SLOT 27
HSO_N1_SLOT 27
HSO_P1_SLOT 27
HSI_N2_LAN 28
HSI_P2_LAN 28
HSO_N2_LAN 28
HSO_P2_LAN 28
C C
DMI compensation
5 mils width, 7 mils spacing
Place the resistor within 500 mils of ICH7
B B
A A
DMI_TXN0 14
DMI_TXP0 14
DMI_RXN0 14
DMI_RXP0 14
DMI_TXN1 14
DMI_TXP1 14
DMI_RXN1 14
DMI_RXP1 14
DMI_TXN2 14
DMI_TXP2 14
DMI_RXN2 14
DMI_RXP2 14
DMI_TXN3 14
DMI_TXP3 14
DMI_RXN3 14
DMI_RXP3 14
ICH7_GPIO7
ICH_VRMPWRGD_UP
ICH_THRM_UP
ICH7_GPIO6
ICH7_GPIO0
ICH7_GPIO39
ICH_RTCX2
ICH_RTCX1
Need to Apply
DMI_TXN0
DMI_RXN0
DMI_RXP0
DMI_TXN1
DMI_RXN1
DMI_RXP1
DMI_TXN2
DMI_RXN2
DMI_RXP2
DMI_TXN3
DMI_RXN3
DMI_RXP3
Only G41 place ICH7
C204 0.1uF 16V, X7R, +/-10%
*
*
5
1D5V_PE_ICH
1
R310 10M
R310 10M
X2 XTAL-32.768kHz X2 XTAL-32.768kHz
C356
C356
12pF
12pF
+/-5%
+/-5%
C204 0.1uF 16V, X7R, +/-10%
C205 0.1uF 16V, X7R, +/-10%
C205 0.1uF 16V, X7R, +/-10%
*
*
C353 0.1uF 16V, X7R, +/-10%
C353 0.1uF 16V, X7R, +/-10%
*
*
C357 0.1uF 16V, X7R, +/-10%
C357 0.1uF 16V, X7R, +/-10%
*
*
C201 0.1uF 16V, X7R, +/-10%
C201 0.1uF 16V, X7R, +/-10%
*
*
C200 0.1uF 16V, X7R, +/-10%
C200 0.1uF 16V, X7R, +/-10%
*
*
C359 0.1uF 16V, X7R, +/-10%
C359 0.1uF 16V, X7R, +/-10%
*
*
C366 0.1uF 16V, X7R, +/-10%
C366 0.1uF 16V, X7R, +/-10%
*
*
C197 0.1uF 16V, X7R, +/-10%
C197 0.1uF 16V, X7R, +/-10%
*
*
C196 0.1uF 16V, X7R, +/-10%
C196 0.1uF 16V, X7R, +/-10%
*
*
C373 0.1uF 16V, X7R, +/-10%
C373 0.1uF 16V, X7R, +/-10%
*
*
C372 0.1uF 16V, X7R, +/-10%
C372 0.1uF 16V, X7R, +/-10%
*
*
C193 0.1uF 16V, X7R, +/-10%
C193 0.1uF 16V, X7R, +/-10%
*
*
C192 0.1uF 16V, X7R, +/-10%
C192 0.1uF 16V, X7R, +/-10%
*
*
C379 0.1uF 16V, X7R, +/-10%
C379 0.1uF 16V, X7R, +/-10%
*
*
C375 0.1uF 16V, X7R, +/-10%
C375 0.1uF 16V, X7R, +/-10%
*
*
*
*
C328 0.1uF 16V, X7R, +/-10%
C328 0.1uF 16V, X7R, +/-10%
C327 0.1uF 16V, X7R, +/-10%
C327 0.1uF 16V, X7R, +/-10%
*
*
*
*
C340 0.1uF 16V, X7R, +/-10%
C340 0.1uF 16V, X7R, +/-10%
C334 0.1uF 16V, X7R, +/-10%
C334 0.1uF 16V, X7R, +/-10%
*
*
*
*
R289 24.9
R289 24.9
CK_PE_100M_N_ICH 7
CK_PE_100M_P_ICH 7
RN43
RN43
*
*
1
2
3
4
5
6
7 8
10K Ohm
10K Ohm
+/-5%
+/-5%
R349
R349
10K
10K
*
*
+/-5%
+/-5%
*
*
R348
R348
10K
10K
+/-5%
+/-5%
U13_1
U13_1
1
Heatsink
Heatsink
*
*
+/-5%
+/-5%
1 2
3
4
*
*
DMI_TXP0
DMI_TXP1
DMI_TXP2
DMI_TXP3
Assume Capastor CL value is 12.5
C367
C367
12pF
12pF
+/-5%
+/-5%
3D3V_SYS
2
2
DMI_COMP_ICH
+/-1%
+/-1%
CK_PE_100M_N_ICH
CK_PE_100M_P_ICH
DMI_TXN0_ICH
V26
DMI_TXP0_ICH
V25
DMI_RXN0_ICH
U28
DMI_RXP0_ICH
U27
DMI_TXN1_ICH
Y26
DMI_TXP1_ICH
Y25
DMI_RXN1_ICH
W28
DMI_RXP1_ICH
W27
DMI_TXN2_ICH
AB26
DMI_TXP2_ICH
AB25
DMI_RXN2_ICH
AA28
DMI_RXP2_ICH
AA27
DMI_TXN3_ICH
AD25
DMI_TXP3_ICH
AD24
DMI_RXN3_ICH
AC28
DMI_RXP3_ICH
AC27
F26
F25
HSO_N1
E28
HSO_P1
E27
H26
H25
HSO_N2
G28
HSO_P2
G27
K26
K25
J28
J27
M26
M25
L28
L27
P26
P25
N28
N27
T25
T24
R28
R27
C25
D25
AE28
AE27
3D3V_SB
3D3V_SB
3D3V_SB
Steven Sun Update 2007.03.28
This clip is for ICH7
32.768Khz Crystal clip.
DMI0RXN
DMI0RXN
DMI0RXP
DMI0RXP
DMI0TXN
DMI0TXN
DMI0TXP
DMI0TXP
DMI1RXN
DMI1RXN
DMI1RXP
DMI1RXP
DMI1TXN
DMI1TXN
DMI1TXP
DMI1TXP
DMI2RXN
DMI2RXN
DMI2RXP
DMI2RXP
DMI2TXN
DMI2TXN
DMI2TXP
DMI2TXP
DMI3RXN
DMI3RXN
DMI3RXP
DMI3RXP
DMI3TXN
DMI3TXN
DMI3TXP
DMI3TXP
PERN_1
PERN_1
PERP_1
PERP_1
PETN_1
PETN_1
PETP_1
PETP_1
PERN_2
PERN_2
PERP_2
PERP_2
PETN_2
PETN_2
PETP_2
PETP_2
PERN_3
PERN_3
PERP_3
PERP_3
PETN_3
PETN_3
PETP_3
PETP_3
PERN_4
PERN_4
PERP_4
PERP_4
PETN_4
PETN_4
PETP_4
PETP_4
PERN_5
PERN_5
PERP_5
PERP_5
PETN_5
PETN_5
PETP_5
PETP_5
PERN_6
PERN_6
PERP_6
PERP_6
PETN_6
PETN_6
PETP_6
PETP_6
DMI_ZCOMP
DMI_ZCOMP
DMI_IRCOMP
DMI_IRCOMP
DMI_CLKN
DMI_CLKN
DMI_CLKP
DMI_CLKP
*
*
INTRUDERJ
4
U13F
U13F
ICH7
ICH7
DMI
DMI
OC5*/GPIO29
OC5*/GPIO29
OC6*/GPIO30
OC6*/GPIO30
OC7*/GPIO31
OC7*/GPIO31
PCI-EXPRESS
PCI-EXPRESS
RN27
RN27
*
*
1
2
3
4
5
6
7 8
10K Ohm
10K Ohm
+/-5%
+/-5%
RN26
RN26
1
2
3
4
5
6
7 8
10K Ohm
10K Ohm
+/-5%
+/-5%
R2701K+/-5%
R2701K+/-5%
*
*
1
2
Header_1X2
Header_1X2
X2_1
X2_1
Crystal Retainer
Crystal Retainer
4
USBP0N
USBP0N
USBP0P
USBP0P
USBP1N
USBP1N
USBP1P
USBP1P
USBP2N
USBP2N
USBP2P
USBP2P
USBP3N
USBP3N
USBP3P
USBP3P
USBP4N
USBP4N
USBP4P
USBP4P
USBP5N
USBP5N
USBP5P
USBP5P
USBP6N
USBP6N
USBP6P
USBP6P
USBP7N
USBP7N
USBP7P
USBP7P
USB
USB
OC0*
OC0*
OC1*
OC1*
OC2*
OC2*
OC3*
OC3*
OC4*
OC4*
USBRBIAS
USBRBIAS
USBRBIAS*
USBRBIAS*
CLK48
CLK48
2 of 6
2 of 6
? 1
? 1
LPCPDJ
SMALERT_ICH
SMLINK0
SMLINK1
SMB_ALERT_PU
L_PMEJ
ICH_BATLOW_PU
LAN_PMEJ
WAKEJ
Use 3D3V_SYS or not
INTR
INTR
USBP0N
F1
USBP0P
F2
USBP1N
G4
USBP1P
G3
USBP2N
H1
USBP2P
H2
USBP3N
J4
USBP3P
J3
USBP4N
K1
USBP4P
K2
USBP5N
L4
USBP5P
L5
USBP6N
M1
USBP6P
M2
USBP7N
N4
USBP7P
N3
D3
C4
D5
D4
E5
C3
A2
B3
USBRBIAS_ICH
D1
D2
CK_48M_ICH
B2
USBRBIAS connection
5 mils width, length no longer than 500 mils
Trace tied together close to pins.
ICH_SPI_CLK
ICH_SPI_MOSI
USBN0 25
USBP0 25
USBN1 26
USBP1 26
USBN2 26
USBP2 26
USBN3 25
USBP3 25
USBN4 26
USBP4 26
USBN5 28
USBP5 28
USBN6 26
USBP6 26
USBN7 28
USBP7 28
USB_OCJ_FRONT 26
USB_OCJ_BACK 28
R294
R294
22.6
22.6
*
*
+/-1%
+/-1%
CK_48M_ICH 7
R341 0
*
*
*
*
INTRUDERJ
R341 0
+/-5%
+/-5%
VRMPWRGD 7,9
R213 47 +/-5%
R213 47 +/-5%
R220 47 +/-5%
R220 47 +/-5%
close to ICH7 within 100 mils
Dummy
Dummy
*
*
3
L_AD[3..0] 30
L_DRQ0J 30
L_FRAMEJ 30
ICH_BCLK 29
ICH_RSTJ 29
ICH_SDIN2 29
ICH_SDOUT 29
ICH_SYNC 29
CK_14M_ICH 7
ICH_BCLK
*
*
Dummy
Dummy
*
*
R342
R342
100KOhm
100KOhm
+/-1%
+/-1%
Dummy
Dummy
VCCRTC
R326
R326
1M
1M
+/-5%
+/-5%
3D3V_SB
close to ICH7
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
C274 0.1uF
C274 0.1uF
3D3V_SB
ICH_SPI_HOLDJ
SPI_CLK
SPI_MOSI
SPI Population Options
3
C351
C351
22pF
22pF
50V, NPO, +/-5%
50V, NPO, +/-5%
SMB_CLK_MAIN 7,18,19,20,27,31,36
SMB_DATA_MAIN 7,18,19,20,27,31,36
ICH_SPI_MOSI
ICH_SPI_MISO
ICH_SPI_CSJ
ICH_SPI_CLK
SPI_ARB
TP1TP1
ICH_VRMPWRGD_UP
1 2
C406
C406
*
*
1uF
1uF
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
RN20
RN20
642
10K Ohm
10K Ohm
+/-5%
+/-5%
135
7 8
*
*
*
*
8
VCC
7
HOLD
6
CLK
5
DIO
L_AD0
L_AD1
L_AD2
L_AD3
RTCRSTJ 23
SPI_SOCKET
SPI_SOCKET
CS
DO
WP
GND
Socket
Socket
*
*
*
*
*
*
*
*
*
*
1
2
3
4
+/-5%
+/-5%
R304
R304
33
33
+/-5%
+/-5%
R306
R306
33
33
R303
R303
+/-5%
+/-5%
33
33
+/-5%
+/-5%
R268
R268
ICH_LAN_RSTJ
10K
10K
+/-5%
+/-5%
SPI_MISO
R308 33
R308 33
ICH_RTCX1
ICH_RTCX2
RTCRSTJ
SMB_ALERT_PU
SMALERT_ICH
SMLINK0
SMLINK1
R204 47
R204 47
+/-5%
+/-5%
2
GPIO[39:36,23:21,19,7:0]: default as inputs and should be
pulled up to Vcc3_3 if unused.
GPIO[31:29,15:8]: default as inputs and should be pulled up to
VccSus3_3 if unused.
double check unused GPIO
pins
U13C
U13C
ICH7
LDRQ1*/GPIO23
LDRQ1*/GPIO23
AA5
LAD0
LAD0
AA6
AB5
LAD1
LAD1
LAD2
LAD2
AC4
LAD3
LAD3
Y6
LDRQ0*
LDRQ0*
AC3
LFRAME*
LFRAME*
AB3
ACZ_BCLK
ACZ_BCLK
U1
R5
ACZ_RST*
ACZ_RST*
T2
ACZ_SDI_0
ACZ_SDI_0
T3
ACZ_SDI_1
ACZ_SDI_1
T1
ACZ_SDI_2
ACZ_SDI_2
ACZ_SDOUT
ACZ_SDOUT
T4
ACZ_SYNC
ACZ_SYNC
R6
CLK14
CLK14
AC1
W1
EE_CS
EE_CS
EE_DIN
EE_DIN
W3
EE_DOUT
EE_DOUT
Y2
EE_SHCLK
EE_SHCLK
Y1
V3
LAN_CLK
LAN_CLK
U3
LAN_RST*
LAN_RST*
C19
LAN_RXD0
LAN_RXD0
U5
LAN_RXD1
LAN_RXD1
V4
T5
LAN_RXD2
LAN_RXD2
LAN_TXD0
LAN_TXD0
U7
LAN_TXD1
LAN_TXD1
V6
LAN_TXD2
LAN_TXD2
V7
AB1
RTCX1
RTCX1
RTCX2
RTCX2
AB2
RTCRST*
RTCRST*
AA3
SMBALERT*/GPIO11
SMBALERT*/GPIO11
B23
C22
SMBCLK
SMBCLK
SMBDATA
SMBDATA
B22
LINKALERT*
LINKALERT*
A26
B25
SMLINK0
SMLINK0
A25
SMLINK1
SMLINK1
SPI_MOSI
SPI_MOSI
P5
SPI_MISO
SPI_MISO
P2
SPI_CS*
SPI_CS*
P6
SPI_CLK
SPI_CLK
R2
P1
SPI_ARB
SPI_ARB
SPI_SOCKET_1
SPI_SOCKET_1
1
1
CS
CS
2
2
DO
DO
3
3
WP
WP
4
4
GND
GND
W25X80VDAIZ
W25X80VDAIZ
*
*
ICH7
GPIO0/BM_BUSY*
GPIO0/BM_BUSY*
LPC
LPC
GPIO16/DPRSLPVR
GPIO16/DPRSLPVR
GPIO18/STPPCI*
GPIO18/STPPCI*
GPIO20/STPCPU*
GPIO20/STPCPU*
AUDIO
AUDIO
EL_RSVD/GPIO26
EL_RSVD/GPIO26
EL_STATE0/GPIO27
EL_STATE0/GPIO27
EL_STATE1/GPIO28
EL_STATE1/GPIO28
GPIO32/CLKRUN*
GPIO32/CLKRUN*
GPIO33/AZ_DOCK_EN*
GPIO33/AZ_DOCK_EN*
EPROM
EPROM
GPIO34/AZ_DOCK_RST*
GPIO34/AZ_DOCK_RST*
CPUPWRGD_GPIO49
CPUPWRGD_GPIO49
VRMPWRGD
MISC
MISC
4 of 6
4 of 6
3D3V_SB
VRMPWRGD
MCH_SYNC*
MCH_SYNC*
SUS_STAT*
SUS_STAT*
TP0/BATLOW*
TP0/BATLOW*
TP1/DPRSTP*
TP1/DPRSTP*
TP2/DPSLP*
TP2/DPSLP*
R223
R223
*
*
10K
10K
+/-5%
+/-5%
PWRBTN*
PWRBTN*
SYS_RST*
SYS_RST*
INTRUDER*
INTRUDER*
INTVRMEN
INTVRMEN
RSMRSTJ 30
LAN
LAN
RTC
RTC
SMB
SMB
SPI
SPI
1?
1?
8
8
VCC
VCC
7
7
HOLD
HOLD
6
6
CLK
CLK
5
5
DIO
DIO
ICH_SPI_CSJ
ICH_SPI_MISO
BIOS_WPJ
2
GPIO6
GPIO6
GPIO7
GPIO7
GPIO8
GPIO8
GPIO9
GPIO9
GPIO10
GPIO10
GPIO12
GPIO12
GPIO13
GPIO13
GPIO14
GPIO14
GPIO15
GPIO15
GPIO24
GPIO24
GPIO25
GPIO25
GPIO35
GPIO35
GPIO38
GPIO38
GPIO39 LAN_RSTSYNC
GPIO39 LAN_RSTSYNC
THRM*
THRM*
RI*
RI*
SUSCLK
SUSCLK
PLTRST*
PLTRST*
WAKE*
WAKE*
PWROK
PWROK
RSMRST*
RSMRST*
SPKR
SPKR
SLP_S3*
SLP_S3*
SLP_S4*
SLP_S4*
SLP_S5*
SLP_S5*
TP3
TP3
ICH7_GPIO0
AB18
ICH7_GPIO6
AC21
ICH7_GPIO7
AC18
L_PMEJ
E21
ICH7_GPIO9
E20
ICH7_GPIO10
A20
LAN_PMEJ
F19
ICH7_GPIO13
E19
ICH7_GPIO14
R4
BIOS_WPJ
E22
AC22
AC20
AF21
R271
R271
R3
1K
1K
D20
*
*
+/-5%
+/-5%
A21
B21
E23
AG18
AC19
U2
AD21
ICH7_GPIO38
AD20
ICH7_GPIO39
AE20
AG24
ICH_THRM_UP
AF20
ICH_VRMPWRGD_UP
AD22
AH20
C23
ICH_RIJ_PU
A28
LPCPDJ
A27
C20
A22
PLTRSTJ
C26
WAKEJ
F20
Y5
AA4
NB_RSMRSTJ
Y4
INTVRMEN
W4
SPKR
A19
B24
D23
F22
ICH_BATLOW_PU
C21
AF24
AH25
TP_ICH7_F21
F21
3D3V_SB
R331
R331
1K
1K
*
*
+/-5%
+/-5%
RSMRSTJ
3D3V_SB
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Need to Checked
ICH_GPIO26
INTRUDERJ
E C
R330
R330
*
*
4.7K
4.7K
+/-5%
+/-5%
Dummy
Dummy
ICH7 -1
ICH7 -1
ICH7 -1
L_PMEJ 30
P66DET 23
1D8V_GPIO10 11
LAN_PMEJ 28
GTL_GPIO13 12
1D8V_GPIO14 11
GTL_GPIO26 12
Board_ID1 33
TP12TP12
TP13TP13
TP8TP8
R3330+/-5%
R3330+/-5%
*
*
Q37
Q37
MMBT3906
MMBT3906
Dummy
Dummy
B
3
Q35
Q35
BAV99
BAV99
2 1
Dummy
Dummy
D15
D15
Dummy
Dummy
LS4148-F
LS4148-F
C A
R332
R332
*
*
2.2K
2.2K
+/-5%
+/-5%
Dummy
Dummy
FOXCONN PCEG
FOXCONN PCEG
FOXCONN PCEG
G41M05
G41M05
G41M05
1
Board_ID2 33
Need to Checked
CPU_PWRG 12
ICH_THRM_UP 12,30
ICH_SYNCJ 14
PWRBTNJ 30
ICH_RIJ_PU 11
LPCPDJ 30
ICH_SYS_RSTJ 7,8,12
PLTRSTJ 14,20,27,30
WAKEJ 20,27
PWRGD_3V 14,30
SPKR 8
SLP_S3J 30
SLP_S4J 11,15
NB_RSMRSTJ
R328
R328
*
*
10K
10K
+/-5%
+/-5%
1
VCCRTC
R324
R324
390K
390K
+/-5%
+/-5%
check pull-up resistor
22 34 Friday, August 28, 2009
22 34 Friday, August 28, 2009
22 34 Friday, August 28, 2009
of
of
of
A C
A C
A C
Page 23
5
U13B
U13B
ICH7
ICH7
DD0
AB15
AE14
AG13
AF13
AD14
AC13
AD12
AC12
AE12
AF12
AB13
AC14
AF14
AH13
AH14
AC15
AF16
AE15
AF15
AH15
AG16
AH17
AE17
AF17
AE16
AD16
AH16
DD0
DD1
DD1
DD2
DD2
DD3
DD3
DD4
DD4
DD5
DD5
DD6
DD6
DD7
DD7
DD8
DD8
DD9
DD9
DD10
DD10
DD11
DD11
DD12
DD12
DD13
DD13
DD14
DD14
DD15
DD15
DDACK*
DDACK*
DDREQ
DDREQ
DIOR*
DIOR*
DIOW*
DIOW*
IORDY
IORDY
DA0
DA0
DA1
DA1
DA2
DA2
DCS1*
DCS1*
DCS3*
DCS3*
IDEIRQ
IDEIRQ
Reserved
Reserved
1
1
IDE
IDE
3 of 6
3 of 6
SATA0RXN
SATA0RXN
SATA0RXP
SATA0RXP
SATA0TXN
SATA0TXN
SATA0TXP
SATA0TXP
RSVD/SATA1RXN
RSVD/SATA1RXN
RSVD/SATA1RXP
RSVD/SATA1RXP
RSVD/SATA1TXN
RSVD/SATA1TXN
RSVD/SATA1TXP
RSVD/SATA1TXP
SATA2RXN
SATA2RXN
SATA2RXP
SATA2RXP
SATA2TXN
SATA2TXN
SATA2TXP
SATA2TXP
SATA
SATA
RSVD/SATA3RXN
RSVD/SATA3RXN
RSVD/SATA3RXP
RSVD/SATA3RXP
RSVD/SATA3TXN
RSVD/SATA3TXN
RSVD/SATA3TXP
RSVD/SATA3TXP
SATACLKN
SATACLKN
SATACLKP
SATACLKP
SATARBIASN
SATARBIASN
SATARBIASP
SATARBIASP
SATALED*
SATALED*
GPIO21/SATA0GP
GPIO21/SATA0GP
GPIO19/SATA1GP
GPIO19/SATA1GP
GPIO36/SATA2GP
GPIO36/SATA2GP
GPIO37/SATA3GP
GPIO37/SATA3GP
A20GATE
A20GATE
A20M*
A20M*
CPUSLP*
CPUSLP*
IGNNE*
IGNNE*
INIT3_3V*
INIT3_3V*
INIT*
INIT*
INTR
INTR
HOST
HOST
FERR*
FERR*
NMI
NMI
RCIN*
RCIN*
SERIRQ
SERIRQ
SMI*
SMI*
STPCLK*
STPCLK*
THERMTRIP*
THERMTRIP*
?
?
AF3
AE3
AG2
AH2
AE5
AD5
AG4
AH4
AF7
AE7
AG6
AH6
AD9
AE9
AG8
AH8
AF1
AE1
AH10
AG10
AF18
AF19
AH18
AH19
AE19
AE22
AH28
AG27
AG22
AG21
AF22
AF25
AG26
AH24
AG23
AH21
AF23
AH22
AF26
SATA_RXN0
SATA_RXP0
SATA_TXN0
SATA_TXP0
SATA_RXN1
SATA_RXP1
SATA_TXN1
SATA_TXP1
SATA_RXN2
SATA_RXP2
SATA_TXN2
SATA_TXP2
SATA_RXN3
SATA_RXP3
SATA_TXN3
SATA_TXP3
CK_SATA_100M_N_ICH
CK_SATA_100M_P_ICH
SATARBIAS_ICH
SATA_LED
FERRJ
THERMTRIPJ
THERMTRIPJ 12
PIDE_D0
PIDE_D1
PIDE_D2
D D
C C
PIDE_D3
PIDE_D4
PIDE_D5
PIDE_D6
PIDE_D7
PIDE_D8
PIDE_D9
PIDE_D10
PIDE_D11
PIDE_D12
PIDE_D13
PIDE_D14
PIDE_D15
PIDE_DAKJ
PIDE_DREQ
PIDE_IORJ
PIDE_IOWJ
PIDE_RDY
PIDE_A0
PIDE_A1
PIDE_A2
PIDE_CS1J
PIDE_CS3J
IRQ14
R350 10K
R350 10K
+/-5%
+/-5%
A20GATE 30
A20MJ 12
TP14TP14
IGNNEJ 12
INITJ 12
INTR 12
FERRJ 12
NMI 12
KBRSTJ 30
SERIRQ 30
SMIJ 12
STPCLKJ 12
4
CK_SATA_100M_N_ICH 7
CK_SATA_100M_P_ICH 7
R352 27
R352 27
*
*
+/-1%
+/-1%
*
*
3D3V_SYS
SATA_TXP0
SATA_TXN0
SATA_RXN0
SATA_RXP0
SATA_TXP1
SATA_TXN1
SATA_RXN1
SATA_RXP1
C485 10nF 25V, X7R, +/-10%
C485 10nF 25V, X7R, +/-10%
C479 10nF 25V, X7R, +/-10%
C479 10nF 25V, X7R, +/-10%
*
*
*
*
C467 10nF 25V, X7R, +/-10%
C467 10nF 25V, X7R, +/-10%
C456 10nF 25V, X7R, +/-10%
C456 10nF 25V, X7R, +/-10%
*
*
*
*
C484 10nF 25V, X7R, +/-10%
C484 10nF 25V, X7R, +/-10%
C480 10nF 25V, X7R, +/-10%
C480 10nF 25V, X7R, +/-10%
*
*
*
*
C468 10nF 25V, X7R, +/-10%
C468 10nF 25V, X7R, +/-10%
C457 10nF 25V, X7R, +/-10%
C457 10nF 25V, X7R, +/-10%
*
*
*
*
SATARBIAS connection
5 mils width, length no longer than 500 mils
Trace tied together close to pins.
SATA_TXP2
C482 10nF 25V, X7R, +/-10%
C482 10nF 25V, X7R, +/-10%
SATA_TXN2
C477 10nF 25V, X7R, +/-10%
C477 10nF 25V, X7R, +/-10%
*
*
*
SATA_RXN2
SATA_RXP2
SATA_TXP3
SATA_TXN3
SATA_RXN3
SATA_RXP3
*
C470 10nF 25V, X7R, +/-10%
C470 10nF 25V, X7R, +/-10%
C458 10nF 25V, X7R, +/-10%
C458 10nF 25V, X7R, +/-10%
*
*
*
*
C483 10nF 25V, X7R, +/-10%
C483 10nF 25V, X7R, +/-10%
C478 10nF 25V, X7R, +/-10%
C478 10nF 25V, X7R, +/-10%
*
*
*
*
C469 10nF 25V, X7R, +/-10%
C469 10nF 25V, X7R, +/-10%
C459 10nF 25V, X7R, +/-10%
C459 10nF 25V, X7R, +/-10%
*
*
*
*
3
SATA_TXP0_C
SATA_TXN0_C
SATA_RXN0_C
SATA_RXP0_C
SATA_TXP1_C
SATA_TXN1_C
SATA_RXN1_C
SATA_RXP1_C
SATA_TXP2_C
SATA_TXN2_C
SATA_RXN2_C
SATA_RXP2_C
SATA_TXP3_C
SATA_TXN3_C
SATA_RXN3_C
SATA_RXP3_C
SATA_1
SATA_1
1
2
3
4
5
6
7
CONN-SATA
CONN-SATA
SATA_3
SATA_3
1
2
3
4
5
6
7
CONN-SATA
CONN-SATA
1
2
3
4
5
6
7
1
2
3
4
5
6
7
8
9
8
9
SATA_2
SATA_2
8
9
CONN-SATA
CONN-SATA
SATA_4
SATA_4
8
9
CONN-SATA
CONN-SATA
P_IDERSTJ
PIDE_D7
PIDE_D6
PIDE_D5
PIDE_D4
PIDE_D3
PIDE_D2
PIDE_D1
PIDE_D0
PIDE_DREQ
PIDE_IOWJ
PIDE_IORJ
PIDE_RDY
PIDE_DAKJ
IRQ14
PIDE_A1
PIDE_A0
PIDE_CS1J
PIDE_LED
2
3D3V_SYS
R383
R383
R382
R382
*
*
*
*
8.2K
8.2K
4.7K
4.7K
+/-5%
+/-5%
+/-5%
+/-5%
PIDE
PIDE
1
2
3
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
35
37
39
Header_2X20_K20
Header_2X20_K20
IDE data lines should be matched to strobes(IORJ, RDY)within +/- 250 mils,
strobes should be matched to their complement within +/- 10 mils
HDD1
IDE_RSTJ 30
PIDE_D8
4
PIDE_D9
6
PIDE_D10
8
PIDE_D11
10
PIDE_D12
12
PIDE_D13
14
PIDE_D14
16
PIDE_D15
18
X
X
22
24
26
28
30
32
34
36
38
40
R389 33
R389 33
+/-5%
+/-5%
placed near IDE connector
Cable detection
high: 40-conductor cable(ATA 33)
low: 80-conductor cable(ATA 66/100)
PIDE_A2
PIDE_CS3J
*
*
Dummy
Dummy
*
*
C489
C489
180pF
180pF
*
*
+/-5%
+/-5%
C474
C474
47nF
47nF
16V,X7R,+/-10%
16V,X7R,+/-10%
P_IDERSTJ
1
?
P66DET 22
R384
R384
*
*
10K
10K
+/-5%
+/-5%
3D3V_SB
FSB_VTT
R334 62
R334 62
*
*
+/-5%
B B
+/-5%
R335 62
R335 62
+/-5%
+/-5%
Place at ICH7 end of route
C382
C382
1uF
1uF
*
*
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
Dummy
Dummy
*
*
THERMTRIPJ
FERRJ
VBAT
R147
R147
D8
1K
1K
C A
*
*
+/-5%
+/-5%
SD103AWD8SD103AW
Clear CMOS
CLR_CMOS:2-3
CLR_CMOS
CLR_CMOS
1
A A
RTCRSTJ 22
RTCRSTJ
RTCRST
5
2
3
Header_1X3
Header_1X3
1
2
3
CLR_CMOS
Clear
Normal (2-3)
CMOS
(1-2)
Default
4
CLR_CMOS:2-3
Jumper_2P_Blu
Jumper_2P_Blu
R154
R154
*
*
1K
1K
+/-1%
+/-1%
BAT1
BAT1
Battery Holder
Battery Holder
- +
Q19
Q19
1
3
2
BAT54C
BAT54C
For battery cell.
*
*
BAT1_1
BAT1_1
LITHIUM BATT
LITHIUM BATT
CR2032
CR2032
Battery
Battery
C172
C172
1uF
1uF
10V, X5R, +/-10%
10V, X5R, +/-10%
3
VCCRTC
width 20 mils
R134
R134
*
*
20K
20K
+/-1%
+/-1%
C173
C173
1 2
1uF
1uF
*
*
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
RTCRST
PIDE_LED
SATA_LED
2
3D3V_SYS
R368
R368
R371
R371
*
*
*
*
10K
10K
10K
10K
+/-5%
+/-5%
+/-5%
+/-5%
D19
D19
1
3
2
BAT54A
BAT54A
Title
Title
Title
ICH7 -2
ICH7 -2
ICH7 -2
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
HDD_LEDJ 8
FOXCONN PCEG
FOXCONN PCEG
FOXCONN PCEG
G41M05
G41M05
G41M05
1
23 34 Friday, August 28, 2009
23 34 Friday, August 28, 2009
23 34 Friday, August 28, 2009
A C
A C
A C
of
of
of
Page 24
5
PAR
PAR 36
DEVSELJ
DEVSELJ 36
CK_33M_ICH 7
PCIRSTJ 36
IRDYJ
IRDYJ 36
PMEJ
PMEJ 36
SERRJ
SERRJ 36
STOPJ
STOPJ 36
LOCKJ
LOCKJ 36
TRDYJ
TRDYJ 36
PERRJ
PERRJ 36
FRAMEJ
FRAMEJ 36
GNT0J 36
GNT1J 36
D D
PREQ0J 36
PREQ1J 36
PREQ2J 36
PREQ3J 36
PREQ4J 36
PREQ5J 36
INTAJ 36
INTBJ 36
INTCJ 36
INTDJ 36
INTEJ 36
INTFJ 36
INTGJ 36
INTHJ 36
GNT5J
A12
A9
B18
A7
B19
B10
F15
E11
F14
C9
F16
E7
D16
D17
F13
A14
D8
D7
C16
C17
E13
A13
C8
A3
B4
C5
B5
G8
F7
F8
G7
GNT5J
GNT5J GNT4J BOOT
001
1
1 1
C C
1D05V_SYS
C400
C400
C401
C401
1uF
1uF
0.1uF
0.1uF
10V, X5R, +/-10%
10V, X5R, +/-10%
*
*
*
*
25V, X7R, +/-10%
25V, X7R, +/-10%
ICH7 Core decoupling caps.
1D5V_PE_ICH
C349
C349
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
B B
Place near D28
PCI-E decoupling caps.
1D5V_CORE 1D5V_CORE
C324
C324
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
R272
R272
*
*
1K
1K
+/-5%
+/-5%
SPI
PCI
LPC
3D3V_SYS
C256
C256
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
Place near B27
C325
C325
10nF
10nF
*
*
25V, X7R, +/-10%
25V, X7R, +/-10%
U13A
U13A
ICH7
ICH7
PAR
PAR
DEVSEL*
DEVSEL*
PCICLK
PCICLK
PCIRST*
PCIRST*
IRDY*
IRDY*
PME*
PME*
SERR*
SERR*
PCI
PCI
STOP*
STOP*
PLOCK*
PLOCK*
TRDY*
TRDY*
PERR*
PERR*
FRAME*
FRAME*
GNT0*
GNT0*
GNT1*
GNT1*
GNT2*
GNT2*
GNT3*
GNT3*
GNT4*/GPIO48
GNT4*/GPIO48
GNT5*/GPIO17
GNT5*/GPIO17
REQ0*
REQ0*
REQ1*
REQ1*
REQ2*
REQ2*
REQ3*
REQ3*
REQ4*/GPIO22
REQ4*/GPIO22
GPIO1/REQ5*
GPIO1/REQ5*
PIRQA*
PIRQA*
PIRQB*
PIRQB*
PIRQC*
PIRQC*
PIRQD*
PIRQD*
GPIO2/PIRQE*
GPIO2/PIRQE*
GPIO3/PIRQF*
GPIO3/PIRQF*
GPIO4/PIRQG*
GPIO4/PIRQG*
GPIO5/PIRQH*
GPIO5/PIRQH*
1 of 6
1 of 6
1
1
extra one 47uF(backside) in DG0.7
AD0
AD0
AD1
AD1
AD2
AD2
AD3
AD3
AD4
AD4
AD5
AD5
AD6
AD6
AD7
AD7
AD8
AD8
AD9
AD9
AD10
AD10
AD11
AD11
AD12
AD12
AD13
AD13
AD14
AD14
AD15
AD15
AD16
AD16
AD17
AD17
AD18
AD18
AD19
AD19
AD20
AD20
AD21
AD21
AD22
AD22
AD23
AD23
AD24
AD24
AD25
AD25
AD26
AD26
AD27
AD27
AD28
AD28
AD29
AD29
AD30
AD30
AD31
AD31
C/BE0*
C/BE0*
C/BE1*
C/BE1*
C/BE2*
C/BE2*
C/BE3*
C/BE3*
E18 E10
C18
A16
F18
E16
A18
E17
A17
A15
C14
E14
D14
B12
C13
G15
G13
E12
C11
D11
A11
A10
F11
F10
E9
D9
B9
A8
A6
C7
B6
E6
D6
B15
C12
D12
C15
1D5V_CORE
AD0
AD1
AD2
AD3
AD4
AD5
AD6
AD7
AD8
AD9
AD10
AD11
AD12
AD13
AD14
AD15
AD16
AD17
AD18
AD19
AD20
AD21
AD22
AD23
AD24
AD25
AD26
AD27
AD28
AD29
AD30
AD31
CBEJ0
CBEJ1
CBEJ2
CBEJ3
1D5V_CORE
L0805 1uH
L0805 1uH
L33
L33
1 2
+/-10%
+/-10%
Rated at least 100mA
#REFDE28
#REFDE28
1 2
COPPER
COPPER
R305 0
R305 0
Dummy
Dummy
#REFDE29
#REFDE29
1 2
COPPER
COPPER
5V_SB
R284
R284
10
10
+/-5%
+/-5%
V5REF_SUS / 3D3V_SB Power Sequencing
AD[31..0]
CBEJ0 36
CBEJ1 36
CBEJ2 36
CBEJ3 36
VCCDMIPLL LRC Filter
1D5V_PE_ICH
3D3V_SB
Place near A1 Place near C1
3D3V_SB
3D3V_SB
C341
C341
C352
C352
0.1uF
0.1uF
*
*
*
*
0.1uF
0.1uF
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
Dummy
Dummy
Near L1 and K3
Need to Check Change to Dummy
A A
USB decoupling caps.
C390
C390
*
*
10nF
10nF
25V, X7R, +/-10%
25V, X7R, +/-10%
Place near E3
3D3V_SYS 5V_SYS
D16
D16
R351
R351
1K
1K
+/-1%
+/-1%
LS4148-F
LS4148-F
*
*
V5REF / 3D3V_SYS Power Sequencing
DMI decoupling caps.
5
4
AD[31..0] 36
3D3V_SYS 3D3V_SYS
*
*
VCCDMIPLL
C385
C385
1 2
10uF
10uF
*
*
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
Dummy
Dummy
Place LRC near pin AG28
VCC1_5_B LC Filter
Near D28, T28,and AD28
C317
C317
0.1uF
0.1uF
*
*
*
*
Dummy
Dummy
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
Place LC near pin D28
D12
D12
Dummy
Dummy
LS4148-F
LS4148-F
C A
C392
C392
0.1uF
0.1uF
*
*
25V, X7R, +/-10%
25V, X7R, +/-10%
place cap. near pin F6
within 40 mils
double check in new CRB or DG
C A
C415
C415
0.1uF
0.1uF
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
place cap. near pin AD17/G10
within 40 mils
VCCDMIPLL
C384
C384
10nF
10nF
*
*
25V, X7R, +/-10%
25V, X7R, +/-10%
Dummy
Dummy
REF5V_SUS
REF5V
Place near AG28
4
REF5V_SUS
REF5V
C312
C312
0.1uF
0.1uF
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
C383
C383
10nF
10nF
*
*
25V, X7R, +/-10%
25V, X7R, +/-10%
C321
C321
0.1uF
0.1uF
1 2
*
*
1D5V_CORE
C397
C397
0.1uF
0.1uF
*
*
25V, X7R, +/-10%
25V, X7R, +/-10%
1D5V_PE_ICH
C344
C344
10uF
10uF
1D5V_CORE 1D5V_CORE
*
*
3D3V_SYS
*
*
Dummy
Dummy
VCC1_5_A
VCC1_5_A
A1
VCC1_5_A
VCC1_5_A
AB10
VCC1_5_A
VCC1_5_A
AB17
VCC1_5_A
VCC1_5_A
AB7
VCC1_5_A
VCC1_5_A
AB8
VCC1_5_A
VCC1_5_A
AB9
VCC1_5_A
VCC1_5_A
AC10
VCC1_5_A
VCC1_5_A
AC17
VCC1_5_A
VCC1_5_A
AC6
VCC1_5_A
VCC1_5_A
AC7
VCC1_5_A
VCC1_5_A
AC8
VCC1_5_A
VCC1_5_A
AD10
VCC1_5_A
VCC1_5_A
AD6
VCC1_5_A
VCC1_5_A
AE10
VCC1_5_A
VCC1_5_A
AE6
AF10
VCC1_5_A
VCC1_5_A
AF5
VCC1_5_A
VCC1_5_A
AF6
VCC1_5_A
VCC1_5_A
AF9
VCC1_5_A
VCC1_5_A
AG5
VCC1_5_A
VCC1_5_A
VCC1_5_A
VCC1_5_A
AG9
VCC1_5_A
VCC1_5_A
AH5
VCC1_5_A
VCC1_5_A
AH9
VCC1_5_A
VCC1_5_A
F17
G17
VCC1_5_A
VCC1_5_A
H6
VCC1_5_A
VCC1_5_A
H7
VCC1_5_A
VCC1_5_A
J6
VCC1_5_A
VCC1_5_A
J7
VCC1_5_A
VCC1_5_A
T7
VCC1_5_A
VCC1_5_A
D26
VCC1_5_B
VCC1_5_B
D27
VCC1_5_B
VCC1_5_B
D28
VCC1_5_B
VCC1_5_B
E24
VCC1_5_B
VCC1_5_B
E25
VCC1_5_B
VCC1_5_B
E26
VCC1_5_B
VCC1_5_B
F23
VCC1_5_B
VCC1_5_B
F24
VCC1_5_B
VCC1_5_B
G22
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
G23
VCC1_5_B
VCC1_5_B
H22
H23
VCC1_5_B
VCC1_5_B
J22
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
J23
K22
VCC1_5_B
VCC1_5_B
K23
VCC1_5_B
VCC1_5_B
L22
VCC1_5_B
VCC1_5_B
L23
VCC1_5_B
VCC1_5_B
M22
VCC1_5_B
VCC1_5_B
M23
VCC1_5_B
VCC1_5_B
N22
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
N23
VCC1_5_B
VCC1_5_B
P22
P23
VCC1_5_B
VCC1_5_B
R22
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
R23
R24
VCC1_5_B
VCC1_5_B
R25
VCC1_5_B
VCC1_5_B
R26
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
T22
VCC1_5_B
VCC1_5_B
T23
T26
VCC1_5_B
VCC1_5_B
T27
VCC1_5_B
VCC1_5_B
VCC1_5_B
VCC1_5_B
T28
VCC1_5_B
VCC1_5_B
U22
VCC1_5_B
VCC1_5_B
U23
VCC1_5_B
VCC1_5_B
V22
VCC1_5_B
VCC1_5_B
V23
VCC1_5_B
VCC1_5_B
W22
VCC1_5_B
VCC1_5_B
W23
VCC1_5_B
VCC1_5_B
Y22
VCC1_5_B
VCC1_5_B
Y23
VCC1_5_B
VCC1_5_B
AA22
VCC1_5_B
VCC1_5_B
AA23
VCC1_5_B
VCC1_5_B
AB22
VCC1_5_B
VCC1_5_B
AB23
VCC1_5_B
VCC1_5_B
AC23
VCC1_5_B
VCC1_5_B
AC24
VCC1_5_B
VCC1_5_B
AC25
VCC1_5_B
VCC1_5_B
AC26
VCC1_5_B
VCC1_5_B
AD26
VCC1_5_B
VCC1_5_B
AD27
VCC1_5_B
VCC1_5_B
AD28
1D5V_CORE 1D05V_SYS
C244
C244
D ummy
Dummy
*
*
0.1uF
0.1uF
25V, X7R, +/-10%
25V, X7R, +/-10%
C413
1D5V_CORE
C413
1uF
1uF
*
*
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
Place near AH9
C416
C416
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
Dummy
Dummy
Place near AD2
C433
C433
0.1uF
0.1uF
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
Place near AH5
C418
C418
0.1uF
0.1uF
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
Place near AH11
SATA decoupling caps.
3
U13D
U13D
ICH7
ICH7
POWER
POWER
5 of 6
5 of 6
3
REF5V
V5REF
V5REF
AD17
V5REF
V5REF
G10
REF5V_SUS
VCCRTC
F6
V5REF_SUS
V5REF_SUS
W5
VCCRTC
VCCRTC
VCCUSBPLL
VCCUSBPLL
C1
AD2
VCCSATAPLL
VCCSATAPLL
VCCDMIPLL
VCCDMIPLL
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS3_3
VCCSUS1_05
VCCSUS1_05
VCCSUS1_05
VCCSUS1_05
VCCSUS1_05
VCCSUS1_05
VCCSUS1_05
VCCSUS1_05
VCCSUS1_05
VCCSUS1_05
? 1
? 1
3D3V_SB
*
*
Dummy
Dummy
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
VCC1_05
V_CPU_IO
V_CPU_IO
V_CPU_IO
V_CPU_IO
V_CPU_IO
V_CPU_IO
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
VCC3_3
C354
C354
0.1uF
0.1uF
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
VCCDMIPLL
AG28
L11
L12
L14
L16
L17
L18
M11
M18
P11
P18
T11
T18
U11
U18
V11
V12
V14
V16
V17
V18
FSB_VTT
AE23
AE26
3D3V_SYS
AH26
A5
AA7
AB12
AB20
AC16
AD13
AD18
AG12
AG15
AG19
AH11
B13
B16
B27
B7
C10
D15
F9
G11
G12
G16
U6
A24
C24
D19
D22
E3
G19
K3
K4
K5
K6
L1
L2
L3
L6
L7
M6
M7
N7
P7
R7
V1
V5
W2
W7
AA2
C28
G20
K7
Y7
Place near V1
LAN decoupling caps.
3D3V_SYS
C396
C396
0.1uF
0.1uF
*
*
25V, X7R, +/-10%
25V, X7R, +/-10%
Dummy
Dummy
Place near U6
Audio decoupling caps.
3D3V_SYS
C386
C386
0.1uF
0.1uF
*
*
25V, X7R, +/-10%
25V, X7R, +/-10%
Place near AG15/AB12
IDE decoupling caps.
3D3V_SB
1D5V_CORE
1D05V_SYS
1D5V_CORE
1 2
L34
L34
L0805 10uH
L0805 10uH
+/-20%
+/-20%
C414
C414
1 2
10uF
10uF
*
*
FSB_VTT
*
*
Near AE23 and AE26
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
C380
C380
C381
C381
0.1uF
0.1uF
0.1uF
0.1uF
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
*
*
Dummy
Dummy
*
*
CPU decoupling caps.
3D3V_SYS
C313
C313
0.1uF
0.1uF
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
*
*
Place near A5, B7, C10
PCI decoupling caps.
2
C412
C412
Near AD2
0.1uF
0.1uF
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
FSB_VTT
C387
C387
1 2
4.7uF
4.7uF
*
*
6.3V, X5R, +/-10%
6.3V, X5R, +/-10%
Place near AH26
2
*
*
Dummy
Dummy
1
U13E
U13E
ICH7
E4
ICH7
VSS
VSS
AG11
VSS
VSS
C27
VSS
VSS
VSS
VSS
R14
R15
VSS
VSS
R16
VSS
VSS
R17
VSS
VSS
R18
VSS
VSS
T6
VSS
VSS
T12
VSS
VSS
T13
VSS
VSS
T14
VSS
VSS
T15
VSS
VSS
T16
VSS
VSS
T17
VSS
VSS
U4
VSS
VSS
U12
VSS
VSS
U13
VSS
VSS
U14
VSS
VSS
U15
VSS
VSS
U16
VSS
VSS
U17
VSS
VSS
U24
VSS
VSS
U25
VSS
VSS
U26
VSS
VSS
V2
VSS
VSS
V13
VSS
VSS
V15
VSS
VSS
V24
VSS
VSS
V27
VSS
VSS
V28
VSS
VSS
W6
VSS
VSS
VSS
VSS
W24
VSS
VSS
W25
VSS
VSS
W26
VSS
VSS
Y3
Y24
VSS
VSS
Y27
VSS
VSS
Y28
VSS
VSS
AA1
VSS
VSS
AA24
VSS
VSS
AA25
VSS
VSS
AA26
VSS
VSS
AB4
VSS
VSS
AB6
VSS
VSS
AB11
VSS
VSS
AB14
VSS
VSS
AB16
VSS
VSS
AB19
VSS
VSS
AB21
VSS
VSS
AB24
VSS
VSS
AB27
VSS
VSS
AB28
VSS
VSS
AC2
VSS
VSS
AC5
VSS
VSS
AC9
VSS
VSS
AC11
VSS
VSS
AD1
VSS
VSS
AD3
VSS
VSS
AD4
VSS
VSS
AD7
VSS
VSS
AD8
VSS
VSS
AD11
VSS
VSS
AD15
VSS
VSS
AD19
VSS
VSS
AD23
VSS
VSS
AE2
VSS
VSS
VSS
VSS
AE4
AE8
VSS
VSS
AE11
VSS
VSS
AE13
VSS
VSS
AE18
VSS
VSS
AE21
VSS
VSS
AE24
VSS
VSS
AE25
VSS
VSS
AF2
VSS
VSS
AF4
VSS
VSS
AF8
VSS
VSS
AF11
VSS
VSS
AF27
VSS
VSS
AF28
VSS
VSS
AG1
VSS
VSS
AG3
VSS
VSS
AG7
VSS
VSS
AG14
VSS
VSS
AG17
VSS
VSS
AG20
VSS
VSS
AG25
VSS
VSS
AH1
VSS
VSS
AH3
VSS
VSS
AH7
VSS
VSS
AH23
VSS
VSS
VSS
VSS
AH27
VSS
VSS
AH12
VCCRTC
C395
C393
C393
0.1uF
0.1uF
*
*
25V, X7R, +/-10%
25V, X7R, +/-10%
C395
1uF
1uF
*
*
10V, X5R, +/-10%
10V, X5R, +/-10%
6 of 6
6 of 6
VSS
VSS
A4
VSS
VSS
A23
VSS
VSS
B1
VSS
VSS
B8
VSS
VSS
B11
VSS
VSS
B14
VSS
VSS
B17
VSS
VSS
B20
VSS
VSS
B26
VSS
VSS
B28
VSS
VSS
C2
VSS
VSS
C6
VSS
VSS
D10
VSS
VSS
D13
VSS
VSS
D18
VSS
VSS
D21
VSS
VSS
D24
VSS
VSS
E1
VSS
VSS
E2
VSS
VSS
E8
VSS
VSS
E15
VSS
VSS
F3
VSS
VSS
F4
VSS
VSS
F5
VSS
VSS
F12
VSS
VSS
F27
VSS
VSS
F28
VSS
VSS
G1
VSS
VSS
G5
VSS
VSS
G2
VSS
VSS
G6
VSS
VSS
G9
VSS
VSS
G14
VSS
VSS
G18
VSS
VSS
G21
VSS
VSS
G24
VSS
VSS
G25
VSS
VSS
G26
VSS
VSS
H3
VSS
VSS
H4
VSS
VSS
H5
VSS
VSS
H24
VSS
VSS
H27
VSS
VSS
H28
VSS
VSS
J1
VSS
VSS
J2
VSS
VSS
J5
VSS
VSS
J24
VSS
VSS
J25
VSS
VSS
J26
VSS
VSS
K24
VSS
VSS
K27
VSS
VSS
K28
VSS
VSS
L13
VSS
VSS
L15
VSS
VSS
L24
VSS
VSS
L25
VSS
VSS
L26
VSS
VSS
M3
VSS
VSS
M4
VSS
VSS
M5
VSS
VSS
M12
VSS
VSS
M13
VSS
VSS
M14
VSS
VSS
M15
VSS
VSS
M16
VSS
VSS
M17
VSS
VSS
M24
VSS
VSS
M27
VSS
VSS
M28
VSS
VSS
N1
VSS
VSS
N2
VSS
VSS
N5
VSS
VSS
N6
VSS
VSS
N11
VSS
VSS
N12
VSS
VSS
N13
VSS
VSS
N14
VSS
VSS
N15
VSS
VSS
N16
VSS
VSS
N17
VSS
VSS
N18
VSS
VSS
N24
VSS
VSS
N25
VSS
VSS
N26
VSS
VSS
P12
VSS
VSS
P13
VSS
VSS
P14
VSS
VSS
P15
VSS
VSS
P3
VSS
VSS
P4
VSS
VSS
P16
VSS
VSS
P17
VSS
VSS
P24
VSS
VSS
P27
VSS
VSS
P28
VSS
VSS
R1
VSS
VSS
R11
VSS
VSS
R12
VSS
VSS
R13
Place near W5
RTC decoupling caps.
C315
C315
C314
C314
0.1uF
0.1uF
0.1uF
0.1uF
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
*
*
FOXCONN PCEG
FOXCONN PCEG
Title
Title
Title
ICH7 -3
ICH7 -3
ICH7 -3
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet of
Date: Sheet of
Date: Sheet of
FOXCONN PCEG
G41M05
G41M05
G41M05
1
A Custom
A Custom
A Custom
24 34 Friday, August 28, 2009
24 34 Friday, August 28, 2009
24 34 Friday, August 28, 2009
Page 25
5
4
3
2
1
Rear Dual USB Connector
D D
SVCC2
USBN3 USBP3
EC13
C31
C31
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
C C
RN6
USBP3 22
USBN3 22
USBP0 22
USBN0 22
B B
USBP3
USBN3
USBP0
USBN0
RN6
2
4
6
0
0
+/-5%
+/-5%
L4
L4
1
2
3
4
Filter 100MHz
Filter 100MHz
Dummy
Dummy
1
*
*
3
5
7 8
5
6
7
8
EC13
1000uF
1000uF
*
*
+/-20%
+/-20%
USB
USB
1
V0
2
-D0
3
+D0
4
G0
5
V1
6
-D1
7
+D1
8
G1
1234
1234
CG210CG19CG412CG3
11
8765
8765
CONN-USBx2
CONN-USBx2
Reserved
Reserved
PWOK+ 11
U3
U3
1
2
3
IP4220CZ6
IP4220CZ6
G
5V_SYS
6
5
4
D S
USBP0 USBN0
Q11
Q11
AOD452AL
AOD452AL
SVCC2
5V_DUAL
A A
FOXCONN PCEG
FOXCONN PCEG
FOXCONN PCEG
Title
Title
Title
REAR USB
REAR USB
REAR USB
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet
G41M05
G41M05
G41M05
25 34 Friday, August 28, 2009
25 34 Friday, August 28, 2009
25 34 Friday, August 28, 2009
of
of
1
of
A Custom
A Custom
A Custom
Page 26
5
5V_SYS
C282
C282
0.1uF
D D
USBN2 22
USBP2 22
USBP1 22
USBN1 22
C C
USBN2
USBP2
USBP1
USBN1
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
Dummy
Dummy
RN22
RN22
4
3
2
1
L30
L30
+/-5%
+/-5%
0
0
6
4
2
Dummy
Dummy
Filter 100MHz
Filter 100MHz
7 8
5
3
*
*
1
8
7
6
5
4
5V_DUAL
FUSB_PWR
C294
EC38
EC38
1000uF
1000uF
*
*
+/-20%
+/-20%
FOR EMI ISSUE
USBN1_R
USBP1_R
C294
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
F_USB1
F_USB1
1 2
3 4
5 6
7 8
X
X
Header_2X5_K9
Header_2X5_K9
USB Front Header I
10
F4
F4
Fuse 2.6A
Fuse 2.6A
*
*
USBN2_R
USBP2_R
3
R292
R292
10K
10K
*
*
+/-5%
+/-5%
1
R293
R293
15K
15K
+/-1%
+/-1%
2
C329
C329
0.1uF
0.1uF
*
*
Dummy
Dummy
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
2
USB_OCJ_FRONT 22
C299
C299
47pF
47pF
*
*
50V, NPO, +/-5%
50V, NPO, +/-5%
Dummy
Dummy
U14
USBN2 USBP2
C305
C305
47pF
47pF
*
*
50V, NPO, +/-5%
50V, NPO, +/-5%
Dummy
Dummy
U14
1
2
3
IP4220CZ6
IP4220CZ6
C311
C311
47pF
47pF
*
*
50V, NPO, +/-5%
50V, NPO, +/-5%
Dummy
Dummy
6
5
4
USBP1 USBN1
C309
C309
47pF
47pF
*
*
50V, NPO, +/-5%
50V, NPO, +/-5%
Dummy
Dummy
1
FUSB_PWR
USBN1_R
USBP1_R
USBN2_R
USBP2_R
U16
FUSB_PWR
USBN6 USBP6
C320
C320
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
B B
+/-5%
+/-5%
0
USBP6 22
USBN6 22
USBP4 22
USBN4 22
A A
USBP6
USBN6
USBP4
USBN4
5
6
4
2
RN32
RN32
Dummy
Dummy
Filter 100MHz
Filter 100MHz
4
3
2
1
L32
L32
0
7 8
5
3
*
*
1
8
7
6
5
4
USBN4_R
USBP4_R
16V, Y5V, +80%/-20%
F_USB2
F_USB2
1 2
3 4
5 6
7 8
10
X
X
Header_2X5_K9
Header_2X5_K9
USB Front Header II
USBN6_R
USBP6_R
C338
C333
C333
47pF
47pF
*
*
50V, NPO, +/-5%
50V, NPO, +/-5%
Dummy
Dummy
3
2
C338
47pF
47pF
*
*
50V, NPO, +/-5%
50V, NPO, +/-5%
Dummy
Dummy
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
U16
1
2
3
IP4220CZ6
IP4220CZ6
C343
C343
47pF
47pF
*
*
50V, NPO, +/-5%
50V, NPO, +/-5%
Dummy
Dummy
FRONT USB
FRONT USB
FRONT USB
6
5
USBP4 USBN4
4
*
*
FOXCONN PCEG
FOXCONN PCEG
FOXCONN PCEG
G41M05
G41M05
G41M05
FUSB_PWR
USBN4_R
USBP4_R
USBN6_R
USBP6_R
C348
C348
47pF
47pF
50V, NPO, +/-5%
50V, NPO, +/-5%
Dummy
Dummy
1
A Custom
A Custom
A Custom
26 34 Friday, August 28, 2009
26 34 Friday, August 28, 2009
26 34 Friday, August 28, 2009
of
of
of
Page 27
5
D D
4
3
2
1
3D3V_SYS 12V_SYS 3D3V_SB
C C
SMB_CLK_MAIN 7,18,19,20,22,31,36
SMB_DATA_MAIN 7,18,19,20,22,31,36
WAKEJ 20,22
HSO_P1_SLOT 22
HSO_N1_SLOT 22
B10
B11
B12
B13
B14
B15
B16
B17
B18
B1
B2
B3
B4
B5
B6
B7
B8
B9
PCI-E1_1X
PCI-E1_1X
12V
12V
RSVD
GND
SMCLK
SMDAT
GND
3.3V
JTAG1
3.3VAUX
WAKE#
RSVD_B12
GND
HSOP0
HSON0
GND
PRSNT2#
GND
Slot-PCIE-1X
Slot-PCIE-1X
A1
PRSNT1#
A2
12V
A3
12V
A4
GND
A5
JTAG2
A6
JTAG3
A7
JTAG4
A8
JTAG5
A9
3.3V
A10
3.3V
A11
PWRGD
KEY
KEY
REFCLK+
REFCLK-
HSIP0
HSIN0
A12
GND
A13
A14
A15
GND
A16
A17
A18
GND
3D3V_SYS 12V_SYS
PLTRSTJ 14,20,22,30
CK_PE_100M_P_1PORT 7
CK_PE_100M_N_1PORT 7
HSI_P1_SLOT 22
HSI_N1_SLOT 22
C346
C346
0.1uF
0.1uF
*
*
25V, X7R, +/-10%
25V, X7R, +/-10%
Dummy
Dummy
C371
C371
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
3D3V_SB 12V_SYS 3D3V_SYS
C130
C130
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
PCI-E x1 Slot
B B
A A
FOXCONN PCEG
FOXCONN PCEG
Title
Title
Title
PCI Express x1Slot
PCI Express x1Slot
PCI Express x1Slot
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet
FOXCONN PCEG
G41M05
G41M05
G41M05
1
27 34 Friday, August 28, 2009
27 34 Friday, August 28, 2009
27 34 Friday, August 28, 2009
A C
A C
A C
of
of
of
Page 28
5
For RTL8111DL, use this block For RTL8102EL/8103EL, use this block.
VDD33
C51
D D
C51
27pF
27pF
+/-5%
+/-5%
C41
C41
27pF
27pF
+/-5%
+/-5%
MDI0MDI1+ MDI1+
MDI1-
R5
R5
CTRL12/VDD
0
0
+/-5%
+/-5%
@8111DL
@8111DL
*
*
*
*
1
2
3
BACK
1 2
U25
U25
Dummy
Dummy
1
2
3
445
XTAL1
X4
X4
XTAL-25MHz
XTAL-25MHz
XTAL2
8
8
7
7
6
6
5
SLVU2.8-4.TBT
SLVU2.8-4.TBT
MDI0+
MDI0-
MDI1-
MDI2+
MDI2-
MDI3+
MDI3-
BACK
U28
U28
Dummy
Dummy
1
1
2
2
3
3
445
R17
R17
*
*
@8102EL
@8102EL
0
0
+/-5%
+/-5%
8
7
6
SLVU2.8-4.TBT
SLVU2.8-4.TBT
CTRL12/VDD
8
7
6
5
U20 and U21 are ESD protection array.Reserve for cable discharge.
C C
R13 is only required by RTL8102EL and RTL8103EL.
R56 1K +/-5%
R56 1K +/-5%
*
*
@8102EL
@8102EL
EECS
LED2/EEDI
R57 3.6K +/-1%R57 3.6K +/-1%
VDD33
U5, R15 are only used as an
independent power source for
DVDD12 when switching
regulator is disabled.
For RTL8102EL/8103EL, remove
R15 and U5.
4
R7 value should be 2.49K (1%) for
all application.
MDI2+
MDI2MDI3+
MDI3-
GND
DVDD12
ICH_LAN_PLTRSTJ
C75
C75
180pF
180pF
*
*
+/-5%
+/-5%
VDD33
MDI0+
MDI0DVDD12
MDI1+
MDI1-
MDI2+
MDI2-
MDI3+
MDI3-
CK_PE_100M_P_LAN 7
CK_PE_100M_N_LAN 7
EC1 is only for RTL8111DL.
C23
C23
1 2
*
*
@8111DL
@8111DL
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
1
2
3
4
5
6
7
8
9
10
11
12
C14
C14
10uF
10uF
U2
U2
#U36#U34
#U36#U34
*
*
@8111DL
@8111DL
AVDD33
MDIP0
MDIN0
NC/FB12
MDIP1
MDIN1
GND_7
NC/MDIP2
NC/MDIN2
DVDD12/AVDD12
NC/MDIP3
NC/MDIN3
REFCLK+
REFCLK-
1 2
C19
C19
10uF
10uF
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
*
*
CTRL12/VDD
GND
CTRL12A
RSET
46
48
47
RSET
GND_47
VCTRL12A/SROUT12
RTL8102EL/8103EL/8111DL
RTL8102EL/8103EL/8111DL
DVDD12_1313GND_1414HSIP15HSIN16REFCLK_P17REFCLK_N18VDDTX/EVDD1219HSOP20HSON21EGND22NC/GPO23NC/NC
DVDD12
GND
HSIP
HSIN
HSIP
HSIN
0.1uF
0.1uF
*
*
HSO_P2_LAN 22
HSO_N2_LAN 22
HSI_P2_LAN 22
HSI_N2_LAN 22
Remove R5 and R6 for RTL8102EL/8103EL application.
R5 and R6 are used in the RTL8111DL application.
Remove R6 if switching regulator is enabled. Remove R5 if
VDD33 DVDD12
external power 1.2V is used.
R18
R18
*
*
0
0
+/-5%
+/-5%
@8111DL
@8111DL
R30
R30
2.49K
2.49K
+/-1%
+/-1%
LED0
DVDD12
CTRL12/VDD
CTRL15/VDD33
XTAL2
XTAL1
VDD33
45
40
38
43
39
41
44
CKTAL242CKTAL1
NC/VDDSR
NC/LV_PLL
NC/AVDD33
NC/ENSWREG
VCTR12DVDDSR
EVDD12
REFCLK+
REFCLK-
HSON
GND
HSOP
*
*
HSOP
*
*
HSON
Note 1: The Trace length
between L1 and 8111DL's Pin
1 must be within 0.5 cm. C5
and C8 to L1 must be within
0.5cm. Refer to Layout guide
for more detail.
3
VDD33
37
LED0
VDD33_37
DVDD12_36
LED1/EESK
LED2/EEDI
LED3/EEDO
GND_31
DVDD12_30
VDD33_29
ISOLATEB
PERSTB
LANWAKEB
CLKREQB
24
Pin 23 is GPO pin for
8111DL. It is used for
DSM function.
C710.1uF16V, X7R, +/-10%
C710.1uF16V, X7R, +/-10%
C720.1uF16V, X7R, +/-10%
C720.1uF16V, X7R, +/-10%
EECS
DVDD12 MDI0+
36
LED1/EESK
35
LED2/EEDI
34
LED3/EEDO
33
EECS
32
GND
31
DVDD12
30
VDD33
29
ISOLATEB
28
PERSTB
27
LANWAKEB
26
25
U36
U36
@8102EL
@8102EL
RTL8102EL-VB-GR
RTL8102EL-VB-GR
CTRL12A
3D3V_SYS
Change L1 to 0 ohm in
RTL8102EL/8103EL
R66
R66
application.
1K
1K
*
*
+/-5%
+/-5%
R55
R55
15K +/-1%
15K +/-1%
1 2
ICH_LAN_PLTRSTJ 30
LAN_PMEJ 22
2
* C1 to C4 are for 8111DL VDD33 pins-- 1, 29, 37, 40.
* C1 to C3 are for 8102EL/8103EL VDD33 pins-- 1, 29, 37.
3D3V_SB
U34
U34
@8111DL
@8111DL
FB140+/-5%FB14 0+/-5%
RTL8111DL
RTL8111DL
0
0
L1
L1
@8102EL
@8102EL
+/-5%
+/-5%
L2
L2
*
*
4.7uH
4.7uH
@8111DL
@8111DL
*
*
*
*
EC5
EC5
@8111DL
@8111DL
Dummy
Dummy
100uF
100uF
+/-20%
+/-20%
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
EC2 is only for RTL8111DL.
C55
C55
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
1 2
1 2
C2
C2
C3
C3
*
*
*
*
10uF
10uF
10uF
10uF
@8111DL
@8111DL
GND
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
*
*
C4
C4
0.1uF
0.1uF
C76
C76
0.1uF
0.1uF
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
VDD33
C17
C17
C73
C73
0.1uF
0.1uF
0.1uF
0.1uF
*
*
*
*
@8111DL
@8111DL
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
GND
* C6 and C7 are for U2 EVDD12 pin 19.
R27
R27
*
*
0
0
+/-5%
+/-5%
@8111DL
@8111DL
Remove R1 & R2 in
RTL8102EL/8103EL
application.
* C9 to C13 are for 8111DL DVDD12 pins-- 10, 13, 30, 36, 39.
R28
R28
*
*
0
0
* C9 to C12 are for 8102EL/8103EL DVDD12 pins-- 10, 13, 30, 36.
+/-5%
+/-5%
@8111DL
@8111DL
C67
C67
C77
C77
0.1uF
0.1uF
0.1uF
0.1uF
*
*
*
*
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
5V_DUAL
C78
C78
0.1uF
0.1uF
*
*
*
*
C44
C44
1uF
1uF
10V, X5R, +/-10%
10V, X5R, +/-10%
C27
C27
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
GND
EVDD12
C56
C56
1uF
1uF
10V, X5R, +/-10%
10V, X5R, +/-10%
GND
C15
C15
0.1uF
0.1uF
*
*
@8111DL
@8111DL
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
1
DVDD12
DEL U5,R15---hilary20090309
C82
C82
0.1uF
0.1uF
16V, Y5V, +80%/-20%
LED1/EESK
LED2/EEDI
LED3/EEDO
16V, Y5V, +80%/-20%
Reserved
Reserved
R75
R75
*
*
R74
R74
0
0
+/-5%
+/-5%
Dummy
Dummy
*
*
0
0
R61 0
R61 0
+/-5%
+/-5%
+/-5% @8111DL
+/-5% @8111DL
3D3V_SB
DVDD12
B B
A A
*
*
50V, X7R, +/-10%
50V, X7R, +/-10%
*
*
C81
C81
470pF
470pF
R65 0
R65 0
+/-5%
+/-5%
*
*
*
*
3D3V_SB
Dummy
Dummy
C83
C83
*
*
470pF
470pF
50V, X7R, +/-10%
50V, X7R, +/-10%
MDI0+
MDI0MDI1+
MDI1MDI2+
MDI2MDI3+
MDI3-
Dummy
Dummy
R60
R60
*
*
0
0
+/-5%
+/-5%
Reserved
Reserved
R64 150 +/-5%R64 150 +/-5%
R69
R69
150
150
+/-5%
+/-5%
C85
C85
470pF
470pF
*
*
50V, X7R, +/-10%
50V, X7R, +/-10%
RESERVED
R68
R68
150
150
BACK PANEL ( LAN + 2 USB Connector )
+/-5%
+/-5%
@8102EL
*
*
@8102EL
C80
C80
470pF
470pF
50V, X7R, +/-10%
50V, X7R, +/-10%
C84
C84
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
22
21
10
11
12
13
14
15
16
17
18
20
19
9
GRN_LED YLW_LED
GRN_LED YLW_LED
#NIC_USB3#NIC_USB5
#NIC_USB3#NIC_USB5
CONN-USBx2_RJ45
CONN-USBx2_RJ45
RJ45-MJ2
RJ45-MJ2
USB-2
USB-2
NIC_USB
NIC_USB
USB-1
USB-1
SVCC2
27
28
29
30
1
5
2
6
3
7
4
8
23
24
25
26
C87
C87
*
*
0.1uF
0.1uF
USBN7
USBN5
RN9
RN9
2
4
6
1
2
3
4
U5
1
2
3
IP4220CZ6U5IP4220CZ6
*
*
L12
L12
0
0
+/-5%
+/-5%
Filter 100MHz
Filter 100MHz
Dummy
Dummy
F3
F3
Fuse 2.6A
Fuse 2.6A
*
SVCC2
R59 10K
Reserved
R59 10K
Reserved
*
USB_OCJ_BACK 22
USBP7
6
5
4
1
3
5
7 8
5
6
7
8
USBP5
USBP5
USBN5
USBP7
USBN7
5V_DUAL
USBP5 22
USBN5 22
USBP7 22
USBN7 22
C88
C88
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
*
+/-5%
+/-5%
1
R62
R62
15K
15K
+/-1%
+/-1%
2
*
LED0
C86
C86
*
*
0.1uF
0.1uF
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
5
NIC_USB3
NIC_USB3
JFM24U13-21U5-4F
JFM24U13-21U5-4F
CONN-USBx2_RJ45
CONN-USBx2_RJ45
@8102EL
@8102EL
4
NIC_USB5
NIC_USB5
RU1-250ARWGF
RU1-250ARWGF
38U1A-2NK1-4F
38U1A-2NK1-4F
CONN-USBx2_RJ45
CONN-USBx2_RJ45
@8111DL
@8111DL
FOXCONN PCEG
FOXCONN PCEG
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
3
2
Title
Title
Title
LAN-RTL8101E/8111B/8111C
LAN-RTL8101E/8111B/8111C
LAN-RTL8101E/8111B/8111C
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
FOXCONN PCEG
G41M05
G41M05
G41M05
1
28 34 Friday, August 28, 2009
28 34 Friday, August 28, 2009
28 34 Friday, August 28, 2009
A C
A C
A C
of
of
of
Page 29
5
C68
C68
+80/-20%
+80/-20%
4.7uF
4.7uF
ICH_BCLK
*
*
C98
C98
0.1uF
0.1uF
Dummy
Dummy
MIC2_VREFO
*
*
*
*
*
*
*
*
5V_DUAL
D4
SD103AWD4SD103AW
C A
EC12
EC12
100uF
100uF
*
*
+/-20%
+/-20%
GND_AUDIO
ICH_RSTJ 22
ICH_BCLK 22
ICH_SYNC 22
ICH_SDIN2 22
ICH_SDOUT 22
Add CD-IN Eric
LINE2_VREFO
D2
BAT54AD2BAT54A
RN3
RN3
EC1
EC1
100uF
100uF
+/-20%
+/-20%
EC3
EC3
100uF
100uF
EC8
EC8
+/-20%
+/-20%
100uF
100uF
+/-20%
+/-20%
EC2
EC2
100uF
100uF
+/-20%
+/-20%
for ALC880
5V_SYS
SPDIF_OUT
C113
C113
22pF
22pF
*
*
50V, NPO, +/-5%
50V, NPO, +/-5%
Dummy
Dummy
U7 H78L05AA U7 H78L05AA
1
3
3
2
2
1
642
*
*
7 8
2.2K
2.2K
+/-5%
+/-5%
8p4r0603h7
8p4r0603h7
For EMI
5
FB15
FB15
@662
OUT
GND_AUDIO
FIO_PRESENCEJ
R79 22 +/-5%
R79 22 +/-5%
D1
BAT54AD1BAT54A
1
135
3
IN
GND
2
*
*
Dummy
Dummy
*
*
SENSE_A
AUX_L
AUX_R
MIC2_L
MIC2_R
CD_L
CD_GND
CD_R
MIC1_L
MIC1_R
LINE1_L MIC1_VREFO_R
LINE1_R
SPDIF_OUT
C100
C100
+80/-20%
+80/-20%
4.7uF
4.7uF
SPDIF_OUT
SPDIF_OUT
1
1
3
3
4
4
Header_1X4_K2
Header_1X4_K2
*
C93
*
C93
+80/-20%
+80/-20%
4.7uF
4.7uF
@888
@888
Filtering Power Noise(Improve
background noise caused by MIC-boost)
3D3V_SYS 5V_AUDIO
C99
C99
C96
C96
0.1uF
0.1uF
0.1uF
0.1uF
*
*
*
*
U4
U4
3
GPIO1
2
GPIO0
11
RESET#
6
BCLK
10
SYNC
8
SDATA_IN
5
SDATA_OUT
12
PC_BEEP
13
Sense A (JD1)
14
LINE2-L
15
LINE2-R
16
MIC2-L
17
MIC2-R
18
CD_L
19
CD_GND
20
CD_R
21
MIC1-L
22
MIC1-R
23
LINE_L
24
LINE_R
47
SPDIFI(EAPD)
48
SPDIFO
#U23#U24
#U23#U24
RN10
RN10
7 8
5
6
3
4
*
*
1
2
75
75
+/-5%
+/-5%
@662
2 1
FB 300 Ohm
FB 300 Ohm
R76
R76
10
10
+/-5%
+/-5%
@888
@888
*
*
1
9
25
38
AVdd1
AVdd2
DVdd1
DVdd2
ALC662-GR
ALC662-GR
DVss1
DVss2
AVss1
AVss2
4
7
26
42
GND_AUDIO
*
*
RN4
RN4
135
7 8
22K
22K
+/-5%
+/-5%
642
GND_AUDIO GND_AUDIO
CD_L
C74 1uF 10V, X5R, +/-10%
C74 1uF 10V, X5R, +/-10%
CD_GND
C70 1uF 10V, X5R, +/-10%
C70 1uF 10V, X5R, +/-10%
CD_R
C63 1uF 10V, X5R, +/-10%
C63 1uF 10V, X5R, +/-10%
5V_AUDIO
D D
*
*
Dummy
Dummy
C C
B B
MIC2_L
MIC2_R
AUX_R
AUX_L
A A
C50
C50
0.1uF
0.1uF
*
*
GND_AUDIO
FRONT_L
FRONT_R
LINE1-VREFO-R
DCVOL
Sense B (JD2)
SURR-OUT-L
JDREF (or NC)
SURR-OUT-R
CEN-OUT
LFE-OUT
SIDESURR-L
SIDESURR-R
MIC1-VREFO-L
VREF
LINE1-VREFO
MIC2-VREFO
LINE2-VREFO
MIC1-VREFO-R
ALC662-GR
ALC662-GR
*
*
*
*
*
*
C54
C54
0.1uF
0.1uF
4
35
36
37
33
34
39
40
41
43
44
45
46
28
27
29
30
31
32
4
ALC662-GR
ALC662-GR
@662
@662
D6
C A
LS4148-FD6LS4148-F
JDREF
Near to Codec
LINE_OUT_L
LINE_OUT_R
R38 10K +/-1%@883
R38 10K +/-1%@883
*
*
SENSE_B
SURR_L
JDREF
SURR_R
CEN
LFE
SURRBACK_L
SURRBACK_R
MIC1_VREFO_L
C34 10uF+/-10%
C34 10uF+/-10%
*
*
MIC2_VREFO
LINE2_VREFO
U23
U23
ALC662-GR
ALC662-GR
GND_AUDIO
F_AUDIO
F_AUDIO
1 2
3
5 6
7
X
X
9410
Header_2X5_8
Header_2X5_8
RN7
RN7
*
*
1
2
3
4
5
6
7 8
1K
1K
+/-5%
+/-5%
12V_SYS
GND_AUDIO
3D3V_SYS
*
*
R58
R58
20K +/-1%
20K +/-1%
*
*
GND_AUDIO
5V_AUDIO
U24
U24
ALC888-GR
ALC888-GR
ALC888-GR
ALC888-GR
@888
@888
R98
R98
10K
10K
+/-5%
+/-5%
Dummy
Dummy
FIO_PRESENCEJ
MIC2_JD
LINE2_JD
CD_IN
CD_IN
1
2
3
4
Header_1X4
Header_1X4
Reserved
Reserved
3
Jack Detect
SENSE_A
R70 39.2K +/-1%
R70 39.2K +/-1%
*
*
@6JACK
@6JACK
R72 5.1KOhm +/-1%R72 5.1KOhm +/-1%
R71 10K +/-1%
R71 10K +/-1%
*
*
R73 20K +/-1%
R73 20K +/-1%
*
*
Jack Detect
SENSE_B
All of JD resistors should be placed as
close as possible to Codec.
R37 5.1KOhm +/-1%
R37 5.1KOhm +/-1%
R36 10K +/-1%
R36 10K +/-1%
R35 20K +/-1%
R35 20K +/-1%
R34 39.2K +/-1%
R34 39.2K +/-1%
C5 0.1uF
C5 0.1uF
C1 0.1uF
C1 0.1uF
C109 0.1uF
C109 0.1uF
CP4
CP4
CP18
CP18
GND_AUDIO
CONN-6 Ports Audio
CONN-6 Ports Audio
@6JACK
@6JACK
@6JACK
@6JACK
@6JACK
@6JACK
3
*
*
*
*
*
*
AUDIO1A
AUDIO1A
AUDIO1BCONN-6 Ports Audio
AUDIO1BCONN-6 Ports Audio
AUDIO1CCONN-6 Ports Audio
AUDIO1CCONN-6 Ports Audio
@6JACK
@6JACK
@6JACK
@6JACK
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
*
*
D ummy
Dummy
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
*
*
16V, Y5V, +80%/-20%Dummy
16V, Y5V, +80%/-20%Dummy
*
*
X_COPPER
X_COPPER
X_COPPER
X_COPPER
CP1
CP1
X_COPPER
X_COPPER
SURR_JD
F_JD
L1_JD
MIC1_JD
SURRBACK_JD
CEN_JD
MIC2_JD
LINE2_JD
AUDIO1DCONN-6 Ports Audio
AUDIO1DCONN-6 Ports Audio
AUDIO1ECONN-6 Ports Audio
AUDIO1ECONN-6 Ports Audio
AUDIO1F CONN-6 Ports Audio
AUDIO1F CONN-6 Ports Audio
AUDIO2
AUDIO2
CONN - Audio jack
CONN - Audio jack
@3JACK
@3JACK
@6JACK
@6JACK
@6JACK
@6JACK
@6JACK
@6JACK
INSULATOR
INSULATOR
SURR_L
SURR_R
CEN
LFE
MIC1_R
MIC1_L
LINE1_L
LINE1_R
GND_AUDIO
GND_AUDIO
GND_AUDIO
GND_AUDIO
GND_AUDIO
GND_AUDIO
GND_AUDIO
GND_AUDIO
GND_AUDIO
GND_AUDIO
GND_AUDIO
GND_AUDIO
2
EC19
EC19
100uF
SURRBACK_L SURRBACK_L_C SURRBACK_L_M
SURRBACK_R SURRBACK_R_C
EC9
EC9
+/-20%@6JACK
+/-20%@6JACK
100uF
100uF
*
*
+/-20%@6JACK
+/-20%@6JACK
*
*
EC11
EC11
100uF
100uF
EC15
EC15
+/-20%
+/-20%
EC14
EC14
100uF
100uF
EC10
EC10
100uF
100uF
+/-20%
+/-20%
*
*
100uF
100uF
+/-20%
+/-20%
*
*
+/-20%
+/-20%
*
*
*
*
LINE_OUT_R
LINE_OUT_L
2
100uF
+/-20%
+/-20%
*
*
EC20
EC20
100uF
100uF
+/-20%
+/-20%
@6JACK
@6JACK
*
*
@6JACK
@6JACK
EC51100uF
EC51100uF
EC50100uF
EC50100uF
+/-20%@6JACK
+/-20%@6JACK
EC6100uF
EC6100uF
*
*
+/-20%@6JACK
+/-20%@6JACK
*
*
MIC1_VREFO_L
MIC1_VREFO_R
+/-5%
+/-5%
75
75
*
*
1
2
3
4
5
6
7 8
RN2
RN2
EC4
EC4
100uF
100uF
AUD_FIO_R
+/-20%
+/-20%
EC7
EC7
*
*
100uF
100uF
+/-20%
+/-20%
*
*
M_R_A
M_S_A
MIC1_JD
M_L_A
L_OR_A
L_OS_A
F_JD
L_OL_A
L_IR_A
L_IS_A
L1_JD
L_IL_A
Silk Screen
AUDIO
SURRBACK_R_C
SURRBACK_GND
SURRBACK_JD
SURRBACK_L_C
LFE_C
CEN_GND
CEN_JD
CEN_C
SURR_R_C
SURR_GND
SURR_JD
SURR_L_C
FB2 FB 600 Ohm@6JACK
R67 75
R67 75
*
*
+/-5%@6JACK
+/-5%@6JACK
SURRBACK_R_M
R83 75
R83 75
*
*
+/-5%@6JACK
+/-5%@6JACK
GND_AUDIO
R41
R41
R42
R42
75
75
*
*
R26
R26
75
75
+/-5%@6JACK
+/-5%@6JACK
*
*
R46
R46
75
75
+/-5%@6JACK
+/-5%@6JACK
*
*
75
75
+/-5%@6JACK
+/-5%@6JACK
*
*
+/-5%@6JACK
+/-5%@6JACK
@6JACK
@6JACK
@6JACK
@6JACK
@6JACK
@6JACK
@6JACK
@6JACK
R40 2.2K +/-5%
R40 2.2K +/-5%
*
*
R39 2.2K +/-5%
R39 2.2K +/-5%
*
*
Reserved
Reserved
+/-5%
+/-5%
22K
22K
RN1
RN1
GND_AUDIO
R4 75 +/-5%
R4 75 +/-5% *FB12 FB 600 Ohm
*
*
R1 75 +/-5%
R1 75 +/-5%
*
*
GND_AUDIO
AUDIOA audio
AUDIOA audio
1
5
4
3
2
#AUDIO1#AUDIO2
#AUDIO1#AUDIO2
AUDIOB audio
AUDIOB audio
21 26
25
24
23
22
#AUDIO1#AUDIO2
#AUDIO1#AUDIO2
AUDIOC audio
AUDIOC audio
31 36
35
34
33
32
#AUDIO1#AUDIO2
#AUDIO1#AUDIO2
AUDIOD audio
AUDIOD audio
41
45
44
43
42
#AUDIO1#AUDIO2
#AUDIO1#AUDIO2
AUDIOE audio
AUDIOE audio
51
55
54
53
52
#AUDIO1#AUDIO2
#AUDIO1#AUDIO2
AUDIOF audio
AUDIOF audio
61
65
64
63
62
#AUDIO1#AUDIO2
#AUDIO1#AUDIO2
FB2 FB 600 Ohm@6JACK
*
*
FB9 FB 600 Ohm@6JACK
FB9 FB 600 Ohm@6JACK
*
*
1
R63
R63
R80
R80
22K
22K
22K
22K
+/-5%
+/-5%
+/-5%
+/-5%
2
@6JACK
@6JACK
@6JACK
@6JACK
SURR_L_M
SURR_R_M SURR_R_C
CEN_M
LFE_M LFE_C
R32
R32
R33
R33
1
1
1
1
R25
R25
R44
R44
22K
22K
22K
22K
22K
22K
22K
22K
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
+/-5%
2
2
2
2
GND_AUDIO
FB10 FB 600 Ohm
FB10 FB 600 Ohm
*
*
FB11 FB 600 Ohm
FB11 FB 600 Ohm
*
*
FB5 FB 600 Ohm
FB5 FB 600 Ohm
FB6 FB 600 Ohm
FB6 FB 600 Ohm
*
*
642
135
7 8
*
*
FB12 FB 600 Ohm
*
FB4 FB 600 Ohm
FB4 FB 600 Ohm
*
*
1
R3
R3
22K
22K
+/-5%
+/-5%
2
Reserved
Reserved
Title
Title
Title
AUDIO 655/861
AUDIO 655/861
AUDIO 655/861
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
1
2
1
2
R2
R2
22K
22K
+/-5%
+/-5%
Reserved
Reserved
FB8 FB 600 Ohm@6JACK
FB8 FB 600 Ohm@6JACK
FB7 FB 600 Ohm@6JACK
FB7 FB 600 Ohm@6JACK
FB13 FB 600 Ohm@6JACK
FB13 FB 600 Ohm@6JACK
FB3 FB 600 Ohm@6JACK
FB3 FB 600 Ohm@6JACK
*
*
1
C57
C57
C32
C32
150pF
150pF
150pF
150pF
50V, NPO, +/-5%
50V, NPO, +/-5%
1 2
1 2
*
*
*
*
@6JACK
@6JACK
GND_AUDIO
*
*
*
*
*
*
*
*
*
*
@6JACK
@6JACK
GND_AUDIO
*
*
Front_OUT
GND_AUDIO
C60
C60
C58
C58
150pF
150pF
150pF
150pF
50V, NPO, +/-5%
50V, NPO, +/-5%
50V, NPO, +/-5%
50V, NPO, +/-5%
1 2
1 2
*
*
*
*
GND_AUDIO
FOXCONN PCEG
FOXCONN PCEG
FOXCONN PCEG
G41M05
G41M05
G41M05
1
50V, NPO, +/-5%
50V, NPO, +/-5%
MIC-IN
LINE-IN
BCN2
BCN2
150pF
150pF
50V, NPO, +/-10%
50V, NPO, +/-10%
@6JACK
@6JACK
M_R_A
M_L_A
L_IL_A
L_IR_A
L_OR_A
L_OL_A AUD_FIO_L
29 38 Friday, August 28, 2009
29 38 Friday, August 28, 2009
29 38 Friday, August 28, 2009
SURR_L_C
CEN_C
BCN1
BCN1
150pF
150pF
50V, NPO, +/-10%
50V, NPO, +/-10%
of
of
of
A C
A C
A C
Page 30
5
4
3
2
1
3D3V_SYS
*
*
*
*
Dummy
Dummy
If without use these pins, Please pull-up to VCC.
Don't let it floating
1.Pin 30:RESETCON#
2.Pin 95:VIN3/ATXPG
D D
3.Pin 71:SUSB#
4..Power On Strapping Options pin
5.Please don't remove the pull-up resistor (R108)
of pin38/LDRQ#.
6.Please don't remove any components in the
VINx circuits and the FANx control circuits.
7.Please don't change the sequence of
VIN0~VIN6.
8.If without use these pins,please pull-up to VCC,
Don't let it floating ,pin 3,pin 30,pin 38,pin 46,
pin 95,pin 122,pin 124,pin 126.
R119 10K
R119 10K
VCCP
R126 10K
R126 10K
1D5V_STR
C C
R123 10K
R123 10K
3D3V_SYS
R125 30K
R125 30K
12V_SYS
B B
+/-5%
+/-5%
*
*
+/-1%
+/-1%
GND_IO
Note:
Recommend Vin4,Vin5,Vin6 monitor the
voltage signals of less than 4.096V.
Gary 011108
DSKCHGJ
WPJ
INDEXJ
TRAK0J
RDATAJ
L_AD[3..0] 22
IT8720 Power On Strapping Options
JP1
Flashseg1_EN
Pin 38
JP2
VIDO_EN
Pin 122
JP3
CHIP_SEL
Pin 124
JP4
A A
Pin 126
JP3 &
JP5
Pin 124
& 46
JP5
Pin46
JP6
Pin29
K8PWR_EN
FAN_CTL_SEL
WDT_EN
SVID_EN
5
VIN0
+/-5%
+/-5%
1 2
C136
C136
*
*
0.1uF
0.1uF
Dummy
Dummy
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
GND_IO
VIN1
C140
C140
+/-5%
+/-5%
1 2
0.1uF
0.1uF
*
*
Dummy
Dummy
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
GND_IO
VIN4
1 2
C135
C135
*
*
0.1uF
0.1uF
Dummy
Dummy
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
GND_IO
VIN2
R124
R124
1 2
C139
C139
*
*
10K
10K
*
*
0.1uF
0.1uF
+/-1%
+/-1%
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
GND_IO
5V_SYS
RN13
RN13
*
*
1
2
3
4
5
6
7 8
150
150
+/-5%
+/-5%
R106 150
R106 150
*
*
L_AD[3..0]
Disabled.
1
0
Flash I/F Address Segment 1 is enabled
Disable VID output pins
1
Enable VID output pins
0
Use for chip 1 when two IT8718F exit in the
same system. Chip is selected in conjunction
with "Global Configuration Register - Index 22, bit 7
K8 power sequence function is disabled
1
K8 power sequence function is enabled
0
11
The default value of EC Index 15h/16h/17h is 40h(Fan half speed)
10
The default value of EC Index 15h/16h/17h is 7Fh(Fan off )
01
The default value of EC Index 15h/16h/17h is 00h(Fan full speed )
00
The default value of EC Index 15h/16h/17h is 20h
Disable WDT to rest PWROK
1
Enable WDT to rest PWROK
0
Disable SVID Function
1
Enable SVID Function
0
5V_SYS
3D3V_SYS
SERIRQ
L_AD3
L_AD2
L_AD1
L_AD0
Description Symbol value
*
*
R94
R94
10K
10K
R95
R95
10K
10K
*
*
R96
R96
R97
R97
10K
10K
10K
10K
A20GATE
KBRSTJ
L_DRQ0J
CK_33M_TPM 7
PLTRSTJ
3D3V_SB
LPCPDJ 22
R91 10K
R91 10K
Dummy
Dummy
*
*
4
L_FRAMEJ
L_AD3
L_AD0
SOUTA 32
SINA 32
RTSAJ 32
DTRAJ 32
DCDAJ 32
RIAJ 32
CTSAJ 32
DSRAJ 32
DTRAJ
1
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
Header_2X17_K3
Header_2X17_K3
FLOPPY
FLOPPY
1
X
X
5
7
9
11
13
15
17
19
21
23
25
27
29
31
33
3D3V_SYS
R77
R77
1K
1K
*
*
+/-5%@TCM
+/-5%@TCM
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
RTSBJ
SOUTB
TPM
TPM
1
LCLK
3
LFRAMEn
5
LRESETn
7
LAD3
9
VDD
11
LAD0
13
NC_1
15
NC_2
SERIRQ
17
GND
CLKRUNin
19
LPCPDn
Header_2X10_4 (TPM)
Header_2X10_4 (TPM)
DCDBJ 32
RIBJ 32
CTSBJ 32
DTRBJ 32
RTSBJ 32
DSRBJ 32
SOUTB 32
SINB 32
SOUTA
SINA
RTSAJ DTRAJ
DTRAJ
DCDAJ
RIAJ
CTSAJ
DSRAJ
ICH_THRM_UP 12,22
SIO_BEEP 8
PWR_LED 8
5V_SYS
DENSELJ
2
4
6
INDEXJ
8
MOAJ
10
12
14
16
18
20
22
24
26
28
30
32
34
DSAJ
DIRJ
STEPJ
WDJ
WEJ
TRAK0J
WPJ
RDATAJ
HEADJ
DSKCHGJ
L_FRAMEJ 22
CK_33M_SIO 7
CK_48M_SIO 7
KBRSTJ 23
A20GATE 23
KBDATA 31
KBCLK 31
MSDATA 31
MSCLK 31
PECI 12
PLTRSTJ 14,20,22,27
L_DRQ0J 22
SERIRQ 23
L_PMEJ 22
NC_3
LAD2
LAD1
NC_4
NC_5
GND
GND
KEY
KEY
2
@TCM
@TCM
6
8
10
12
@TCM*R78
@TCM
14
16
18
20
R93 4.7K R93 4.7K
R354
R354
0 +/-5%
0 +/-5%
*
*
L_AD2
L_AD1
R78
1K
1K
*
+/-5%
+/-5%
SERIRQ
TP31TP31
5V_SYS
DCDBJ
RIBJ
CTSBJ
DTRBJ
RTSBJ
DSRBJ
SOUTB
SINB
RTSAJ
DSRAJ
SOUTA
SINA
L_DRQ0J
L_AD0
L_AD1
L_AD2
L_AD3
KBRSTJ
A20GATE
KBDATA
KBCLK
MSDATA
MSCLK
3D3V_SYS 3D3V_SYS
DCDAJ
RIAJ
CTSAJ
5V_SYS
U8
U8
127
DCD1#
128
RI1#
1
CTS1#
126
DTR1#/JP4
122
RTS1#/JP2
123
DSR1#
124
SOUT1/JP3
125
SIN1
26
VIDO1/GP21/DCD2#
28
VIDO6/GP17/RI2#
27
VIDO0/GP20/CTS2#
29
VDIO7/DTR2#/JP6
23
VIDO2/FAN_TAC5/GP24/RTS2#
22
VIDO3/FAN_TAC4/GP25/DSR2#
21
VIDO4/GP26/SOUT2
20
VIDO5/GP27/SIN2
48
GP50/SO
25
GP22/SCK
24
GP23/SI
121
FAN_CTL4/VID_TURBO
2
PSI_L/FAN_CTL5/CIRRX2/GP16
3
PCIRSTIN#/CIRTX2/SVD
31
PECI_RQT/SVC/GP14
6
VCORE_GOOD/VID6/GP63
5
VCORE_EN/VID7/GP64
120
VDDA_EN/GP65
119
VLDT_EN/GP66
118
CPU_PG/GP67
51
DENSEL#
63
INDEX#
52
MTRA#
55
PECI/AMDSI_C/DRVB#
54
DRVA#
53
SST/PECI_AVA/AMDSI_D/MTRB#
57
DIR#
58
STEP#
56
WDATA#
60
WGATE#
62
TRK0#
64
WPT#
61
RDATA#
59
HDSEL#
65
DSKCHG#
37
LRESET#
38
LDRQ#/JP1
39
SERIRQ
40
LFRAME#
41
LAD0
42
LAD1
43
LAD2
44
LAD3
47
PCICLK
49
CLKIN
73
PME#/GP54
45
KRST#/GP62
46
GA20/JP5
80
KDAT/GP61
81
KCLK/GP60
82
MDAT/GP57
83
MCLK/GP56
3
For the temperature sensor circuits,
1)Please don't remove the 1uF capacitor(C620)
between Vref and AGND.
2)Place R568 close to IT8720F.
3)Keep the trace away from +12V, fast data bus,
and CRTs.
4)Recommended trace 10mils widths and 12 mils spacings.
5)Isolate AGND and DGND.
5V_SYS
C107
C106
C106
1 2
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
L16 FB 80Ohm
L16 FB 80Ohm
*
*
Note:
Place C441,C442 close
to Pin99
4
35
VCC
VCC
SPI
SPI
LPC I/F
LPC I/F
KB/MS
KB/MS
GNDD
15
50
1 2
*
*
placed near pin4,35,99
C128
C128
*
*
10uF
10uF
99
AVCC
Parallel Port
Parallel Port
Serial Port 1/2
Serial Port 1/2
RESETCON#/CIRTX1/CE_N
MISC.
MISC.
PCIRST4#/GP10/VDIMM_STR_EN
Floppy I/F
Floppy I/F
GNDD
GNDD
GNDD
74
86
117
#REFDE1
#REFDE1
1 2
COPPER
COPPER
GND_IO
C107
0.1uF
0.1uF
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
C147
C147
*
*
1uF
1uF
Dummy
Dummy
PD7/GP77/BUSSO2
PD6/GP76/BUSSO1
PD5/GP75/BUSSO0
STB#/GP87/SMBC_M
AFD#/GP86/SMBC_R
INIT#/GP85/SMBD_M
SLIN#/GP84/SMBD_R
Power-on
Control
Power-on
Control
RSMRST#/CIRRX1/GP55
Hardware Monitoring
Hardware Monitoring
GNDA
5V_SB
*
*
67
VCCH
PD4/GP74/BUSSI2
PD3/GP73/BUSSI1
PD2/GP72/BUSSI0
PD1/GP71
PD0/GP70
ERR#/GP83
ACK#/GP82
BUSY/GP81
PE/GP80
PWROK2/GP41
SUSC#/GP53
PSON#/GP42
PANSWH#/GP43
PWRON#GP44
SUSB#
IRTX/GP47
IRRX/GP46
COPEN#
3VSBSW#/GP40
PCIRST2#/GP11
PCIRST1#/GP12
PWROK1/GP13
VIN3/ATXPG
VIN4/VLDT_12
VIN5/VDDA_25
VIN6/VDIMM_STR
TMPIN1
TMPIN2
TMPIN3
TS_D-
FAN_CTL3/GP36
FAN_TAC3/GP37
FAN_CTL2/GP51
FAN_TAC2/GP52
FAN_CTL1
FAN_TAC1
VID0/GP30
VID1/GP31
VID2/GP32
VID3/GP33
VID4/GP34
VID5/GP35
VIDVCC
IT8720F/FX-L
IT8720F/FX-L
C108
C108
1 2
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
C137
C137
0.1uF
0.1uF
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
116
115
114
113
112
111
110
109
108
107
106
105
104
103
102
101
100
SLCT
78
77
76
75
72
71
30
85
66
70
68
79
84
34
33
32
98
VIN0
97
VIN1
96
VIN2
95
94
93
92
91
VREF
90
89
88
87
12
11
10
9
8
7
19
18
17
16
14
13
69
VBAT
36
*
*
SUSCJ
COPENJ
EC31
EC31
100uF
100uF
+/-20%
+/-20%
PD7
PD6
PD5
PD4
PD3
PD2
PD1
PD0
R90 10K
R90 10K
3D3V_SYS
2
STBJ 32
AFDJ 32
ERRJ 32
INIT 32
SLINJ 32
ACKJ 32
BUSY 32
PE 32
SLCT 32
R116 10K
R116 10K
*
*
R115 10K
R115 10K
*
*
*
*
R117 1K
R117 1K
*
*
IDE_RSTJ
VIN0
VIN1
VIN2
VIN4
SIOVREF
TMPIN1
TMPIN2
TS_D-
TMPIN2
Close to pin
TMPIN1
Close to pin
PD[7..0] 32
5V_SB
PS_ONJ 8
PWRBTNJ 22
SLP_S3J 22
RSMRSTJ 22
IRTX 32
IRRX 32
+/-5%
+/-5%
ICH_LAN_PLTRSTJ 28
IDE_RSTJ 23
PWRG_ATX 8,11
FANOUT1 31
FANIN1 31
FANOUT2 31
FANIN2 31
VBAT
C142
C142
1uF
1uF
*
*
10V, X5R, +/-10%
10V, X5R, +/-10%
R122 10K
R122 10K
C141
C141
1 2
2.2nF
GND_IO
*
*
*
*
C138
C138
3.3nF
3.3nF
+/-10%
+/-10%
2.2nF
50V. X7R, +/-10%
50V. X7R, +/-10%
TS_D-
Q16
Q16
B
MMBT3904-7-F
MMBT3904-7-F
E C
System temperature sensing
#REFDE3
#REFDE3
COPPER
COPPER
#REFDE2
#REFDE2
COPPER
COPPER
CPU temperature sensing
ICH_LAN_PLTRSTJ
IDE_RSTJ
Follow ITE 8720 DEMO SCH
R114 33
R114 33
*
*
+/-5%
+/-5%
*
CIRTX 32
5V_SYS
CIRRX 32
C144
C144
1uF
1uF
*
*
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
closed to pin 91
GND_IO
1.Closed to pin 69, Vbat should be routed
with a minimum trace width of 12 mils.
2.Isolate the pin69/Vbat of IT8720F and
pin VCCRTC of ICH.
*
Note:
COPEN# should be connected to GND
when the function is not be used.
3D3V_SYS
Title
Title
Title
Super I/O IT8720H
Super I/O IT8720H
Super I/O IT8720H
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
Dummy
Dummy
*
*
+/-1%
+/-1%
placed near SIO
1 2
1 2
R92
R92
330
330
*
*
+/-5%
+/-5%
R88
R88
330
330
*
*
+/-5%
+/-5%
PBTNJ_SIO 8
C143
C143
1uF
1uF
10V, Y5V, +80%/-20%
10V, Y5V, +80%/-20%
R891KR89
1K
PWRGD_3V 14,22
FOXCONN PCEG
FOXCONN PCEG
FOXCONN PCEG
G41M05
G41M05
G41M05
SIOVREF
THERMDA 12
THERMDC 12
3D3V_SYS
power button input
1
5V_SYS
30 34 Friday, August 28, 2009
30 34 Friday, August 28, 2009
30 34 Friday, August 28, 2009
A C
A C
A C
of
of
of
Page 31
5
SM Bus Bridge
3D3V_SYS
D D
R327 2.7K+/-5%R327 2.7K +/-5%
R322 2.7K+/-5%R322 2.7K +/-5%
SMB_DATA_MAIN
SMB_CLK_MAIN
4
SMB_DATA_MAIN 7,18,19,20,22,27,36
SMB_CLK_MAIN 7,18,19,20,22,27,36
3
5V_SYS
R298
R298
*
*
4.7K
4.7K
+/-5%
+/-5%
FANOUT1 30
2
Peak fan current draw: 1.5A
Average fan current draw: 1.1A
Fan start-up current draw: 2.2A
Fan start-up current draw maximum duration: 1.0 second
Fan header voltage: 12V +/- 10%
R297 100
R297 100
+/-1%
+/-1%
12V_SYS
CPU_FAN
CPU_FAN
2
+12V
4
*
*
CMD
1
GND
3
TACH
Header_1X4 FAN4P
Header_1X4 FAN4P
Max. output current = 3A
C339
C339
10uF
10uF
16V, Y5V,+80%~-20%
16V, Y5V,+80%~-20%
Dummy
Dummy
12V_SYS
*
*
*
*
R301
R301
4.7K
4.7K
+/-5%
+/-5%
C345
C345
47pF
47pF
50V, NPO, +/-5%
50V, NPO, +/-5%
C A
D14
D14
LS4148-F
LS4148-F
*
*
1
R300
R300
27KOhm
27KOhm
+/-5%
+/-5%
2
R299
R299
22K
22K
+/-5%
+/-5%
1
FANIN1 30
CPU FAN
C C
KB\MS
5V_SB
F2
F2
Fuse 1.5A
Fuse 1.5A
*
*
L7
FB 300 OhmL7FB 300 Ohm
2 1
642
RN8
RN8
4.7K
4.7K
+/-5%
+/-5%
*
*
135
B B
KBCLK 30
KBDATA 30
MSCLK 30
MSDATA 30
7 8
CLK_NET03
PWR_NET02
CLK_NET02
C46
C46
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
*
*
50V, NPO, +/-10%
50V, NPO, +/-10%
180pF
180pF
CN1
CN1
16V, Y5V, +80%/-20%
5V_SB
C79
C79
0.1uF
0.1uF
*
*
Dummy
Dummy
KB/MS
KB/MS
13
5
3
1
2
4
6
14
UP DOWN
UP DOWN
PS2X2
PS2X2
16
11
9
7
17
8
10
12
15
FANOUT2 30
SYS_FAN
5V_SYS
R108
R108
*
*
4.7K
4.7K
+/-5%
+/-5%
R109 100
R109 100
+/-1%
+/-1%
SYS_FAN
SYS_FAN
2
+12V
4
CMD
1
GND
3
TACH
Header_1X4 FAN4P
Header_1X4 FAN4P
12V_SYS
12V_SYS
*
*
*
*
C A
R99
R99
4.7K
4.7K
+/-5%
+/-5%
C115
C115
47pF
47pF
50V, NPO, +/-5%
50V, NPO, +/-5%
D7
LS4148-FD7LS4148-F
*
*
R102
R102
27KOhm
27KOhm
+/-5%
+/-5%
2
1
R103
R103
22K
22K
+/-5%
+/-5%
FANIN2 30
A A
FOXCONN PCEG
FOXCONN PCEG
Title
Title
Title
Keyboard / Mouse / Fan
Keyboard / Mouse / Fan
Keyboard / Mouse / Fan
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet
FOXCONN PCEG
G41M05
G41M05
G41M05
1
31 34 Friday, August 28, 2009
31 34 Friday, August 28, 2009
31 34 Friday, August 28, 2009
A C
A C
A C
of
of
of
Page 32
5
4
3
2
1
*
*
Dummy
Dummy
*
*
135
C95
C95
470pF
470pF
C290
C290
0.1uF
0.1uF
*
*
Dummy
Dummy
C94
C94
470pF
470pF
5V_SYS
*
*
Dummy
Dummy
*
*
CN6
CN6
220pF
220pF
50V, NPO, +/-10%
50V, NPO, +/-10%
5V_SB
IR/CIR
IR/CIR
2
1
4
X
X
5
6
8
7
9
X
X
Header_2X5_K3K10
Header_2X5_K3K10
#IR#CIR
#IR#CIR
5V_SYS
D9
LS4148-FD9LS4148-F
C A
R45 10K
R45 10K
+/-5%
+/-5%
STB1-
P_D0
P_D1
P_D2
P_D3
P_D4
P_D5
P_D6
P_D7
CN5
CN5
220pF
220pF
50V, NPO, +/-10%
50V, NPO, +/-10%
*
*
Title
Title
Title
Serial Port
Serial Port
Serial Port
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
RN39
RN39
*
*
1
2
3
4
5
6
7 8
2.7K
2.7K
+/-5%
+/-5%
RN35
RN35
1
*
*
3
5
7 8
10K
10K
+/-5%
+/-5%
*
*
CIRRX 30
CIRTX 30
C91
C91
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
Reserved
Reserved
STB1AFD1INIT1SLIN1-
ACK-
2
BUSY
4
PE
6
SLCT
ERR-
PRT
PRT
1
14
2
15
3
16
4
17
5
18
6
19
7
28
20
27
8
26
21
9
22
10
23
11
24
12
25
13
CONN - PrinterPort
CONN - PrinterPort
FOXCONN PCEG
FOXCONN PCEG
FOXCONN PCEG
G41M05
G41M05
G41M05
1
A C
A C
32 34 Friday, August 28, 2009
32 34 Friday, August 28, 2009
32 34 Friday, August 28, 2009
A C
of
of
of
IR/CIR CONNECTOR
D D
-12V_SYS
C65 0.1uF
16V, Y5V, +80%/-20%*C65 0.1uF
16V, Y5V, +80%/-20%
*
U20
5V_SYS
C C
B B
A A
RTSAJ 30
DTRAJ 30
SOUTA 30
RIAJ 30
CTSAJ 30
DSRAJ 30
SINA 30
DCDAJ 30
NDCDA
NSOUTA
NRIA
NRIA 11
*
*
placed near header
5V_SYS
RTSBJ 30
DTRBJ 30
SOUTB 30
RIBJ 30
CTSBJ 30
DSRBJ 30
SINB 30
DCDBJ 30
NDCDB
NDSRB
NSINB
NRTSB
NSOUTB
NCTSB
NDTRB
NRIB 11
NRIB
5
U20
20
VCC
+12V
16
DA1
DY1
15
DA2
DY2
13
DA3
DY3
19
RY1
RA1
18
RY2
RA2
17
RY3
RA3
14
RY4
RA4
12
RY5
RA9
11
GND
-12V
GD75232
GD75232
@COM2
@COM2
RS232 Drivers and Receivers
COM2
COM2
1 2
3
5 6
7
9
Header_2X5_K10
Header_2X5_K10
@COM2
@COM2
NDTRA NRTSA
NSOUTA
NDCDA
50V, NPO, +/-10%
50V, NPO, +/-10%
180pF
180pF
CN8
CN8
@COM2
@COM2
COM 2 Header
U6
U6
20
VCC
16
DA1
15
DA2
13
DA3
19
RY1
18
RY2
17
RY3
14
RY4
12
RY5
11
GND
GD75232
GD75232
Reserved
Reserved
*
*
1
+12V
5
DY1
6
DY2
8
DY3
2
RA1
3
RA2
4
RA3
7
RA4
9
RA9
10
-12V
*
*
50V, NPO, +/-10%
50V, NPO, +/-10%
180pF
180pF
CN2
CN2
Reserved
Reserved
Update by Steven 053107
1
NRTSA
5
NDTRA
6
NSOUTA
8
NRIA
2
NCTSA
3
NDSRA
4
NSINA
7
NDCDA
9
10
4
8
D22 LS4148-F D22 LS4148-F
C A
NRTSB
NDTRB
NSOUTB
NRIB
NCTSB
NDSRB
NSINB
NDCDB
D21
D21
C A
LS4148-F
LS4148-F
50V, NPO, +/-10%
50V, NPO, +/-10%
180pF
180pF
CN3
CN3
Reserved
Reserved
D10 LS4148-F D10 LS4148-F
C A
C A
D11 LS4148-F D11 LS4148-F
NDSRA NSINA
NCTSA
NRIA
12V_SYS
-12V_SYS
12V_SYS
-12V_SYS
placed near GD75232
NSINA
NDTRA
NDSRA
NCTSA NRTSA
*
*
placed near header
12V_SYS
1 2
COM1
COM1
11
1
6
2
7
COM 1 Header
3
8
4
9
5
10
CONN-COM PORT
CONN-COM PORT
*
*
*
C403
C403
0.1uF
0.1uF
25V, X7R, +/-10%
25V, X7R, +/-10%
4
C435 0.1uF
16V, Y5V, +80%/-20%*C435 0.1uF
16V, Y5V, +80%/-20%
C40 0.1uF
16V, Y5V, +80%/-20%*C40 0.1uF
16V, Y5V, +80%/-20%
*
50V, NPO, +/-10%
50V, NPO, +/-10%
180pF
180pF
CN9
CN9
@COM2
@COM2
-12V_SYS 5V_SYS
1 2
*
*
C404
C404
0.1uF
0.1uF
25V, X7R, +/-10%
25V, X7R, +/-10%
12V_SYS 5V_SYS
C101 0.1uF
16V, Y5V, +80%/-20%*C101 0.1uF
16V, Y5V, +80%/-20%
*
PD[7..0] 30
ERRJ 30
ACKJ 30
BUSY 30
PE 30
SLCT 30
PD[7..0]
STBJ 30
AFDJ 30
INIT 30
SLINJ 30
3
PD0
PD1
PD2
PD3
PD4
PD5
PD6
PD7
IR
IR
1
1
3
3
4
4
5
5
Header_1X5_K2
Header_1X5_K2
@IR
@IR
ACKBUSY
PE
SLCT
*
*
CIR
CIR
X
X
Header_2X5_K3K10
Header_2X5_K3K10
@CIR
@CIR
*
*
1
3
5
7 8
*
*
1
3
5
7 8
*
*
1
3
5
7 8
X
X
RN37
RN37
2
33
33
4
+/-5%
+/-5%
6
RN36
RN36
2
33
33
4
+/-5%
+/-5%
6
RN38
RN38
2
33
33
4
+/-5%
+/-5%
6
ERR-
INIT1-
SLIN1-
CN4
CN4
220pF
220pF
50V, NPO, +/-10%
50V, NPO, +/-10%
AFD1-
STB1AFD1INIT1SLIN1-
RN33
RN33
2.2K
2.2K
+/-5%
+/-5%
8p4r0603h7
8p4r0603h7
*
*
642
7 8
*
*
135
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
IRRX 30
IRTX 30
RN34
RN34
642
7 8
2.2K
2.2K
+/-5%
+/-5%
8p4r0603h7
8p4r0603h7
CN7
CN7
220pF
220pF
50V, NPO, +/-10%
50V, NPO, +/-10%
2
Page 33
5
3D3V_SYS
R307
R346
R346
*
*
1K
1K
+/-5%
+/-5%
D D
R347
R347
*
*
1K
1K
Dummy
Dummy
+/-5%
+/-5%
C C
R307
*
*
1K
1K
+/-5%
+/-5%
@8102EL
@8102EL
R309
R309
*
*
1K
1K
+/-5%
+/-5%
@8111DL
@8111DL
Board_ID2
Board_ID1
4
Board_ID2 22
Board_ID1 22
3D3V_SYS
C448
C448
10nF
10nF
*
*
25V, X7R, +/-10%
25V, X7R, +/-10%
Dummy
Dummy
3
MH3
MH3
Mounting Hole
Mounting Hole
7
8
9
mh40x80_8
mh40x80_8
2
MH5
5
4
3
2
1
mh40x80_8
mh40x80_8
GND_AUDIO
MH5
Mounting Hole
Mounting Hole
5
6
7
8
9
1
GND_AUDIO
J2T1J2
1
2
T1
J4T1J4
1
2
T1
4
3
2
MH6
MH6
Mounting Hole
Mounting Hole
7
8
9
mh40x80_8
mh40x80_8
6
MH1
MH1
Mounting Hole
Mounting Hole
5
6
4
3
2
1
1
2
7
8
9
mh40x80_8
mh40x80_8
J1T1J1
T1
1
2
6
J3T1J3
T1
5
4
3
2
1
MH7
MH7
Mounting Hole
Mounting Hole
7
8
9
mh40x80_8
mh40x80_8
mh40x80_8
mh40x80_8
1
5
6
4
3
2
1
MH8
MH8
Mounting Hole
Mounting Hole
5
6
7
8
9
1
4
3
2
FD4
FD3
FD3
FMARK
FMARK
FD40
B B
A A
5
4
3
FD40
FD2
FD2
FMARK
FMARK
FD40
FD40
1
2
FD6
FD6
FMARK
FMARK
FD40
FD40
1
Title
Title
Title
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
FD1
FD1
FMARK
FMARK
FD40
FD40
1
BOARD ID
BOARD ID
BOARD ID
FD4
FMARK
FMARK
FD40
FD40
1
FD5
FD5
FMARK
FMARK
FD40
FD40
1
FOXCONN PCEG
FOXCONN PCEG
FOXCONN PCEG
G41M05
G41M05
G41M05
1
33 34 Friday, August 28, 2009
33 34 Friday, August 28, 2009
33 34 Friday, August 28, 2009
1
A Custom
A Custom
A Custom
of
of
of
Page 34
5
change C23 to 10uF follow Realtek advice. 11/28
change EC5,EC12,EC14 to 6.3v/1000uF. 11/28
D D
4
3
2
1
C C
B B
A A
FOXCONN PCEG
FOXCONN PCEG
Title
Title
Title
CHANGE LIST
CHANGE LIST
CHANGE LIST
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet
FOXCONN PCEG
G41M05
G41M05
G41M05
1
34 34 Friday, August 28, 2009
34 34 Friday, August 28, 2009
34 34 Friday, August 28, 2009
A C
A C
A C
of
of
of
Page 35
5
D D
4
3
2
1
C C
B B
A A
FOXCONN PCEG
FOXCONN PCEG
Title
Title
Title
Keyboard / Mouse / Fan
Keyboard / Mouse / Fan
Keyboard / Mouse / Fan
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
5
4
3
2
Date: Sheet
FOXCONN PCEG
G41M05
G41M05
G41M05
1
35 34 Friday, August 28, 2009
35 34 Friday, August 28, 2009
35 34 Friday, August 28, 2009
A C
A C
A C
of
of
of
Page 36
5
INTCJ
INTAJ
PREQ0J
AD31
AD29
AD27
AD25
CBEJ3
AD23
AD21
AD19
AD17
IRDYJ
DEVSELJ
LOCKJ
PERRJ
SERRJ
CBEJ1
AD14
AD12
AD10
AD8
AD7
AD5
AD3
AD1
ACK64J
3D3V_SYS
PCI1
PCI1
B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11
B12
B13
B14
B15
B16
B17
B18
B19
B20
B21
B22
B23
B24
B25
B26
B27
B28
B29
B30
B31
B32
B33
B34
B35
B36
B37
B38
B39
B40
B41
B42
B43
B44
B45
B46
B47
B48
B49
B52
B53
B54
B55
B56
B57
B58
B59
B60
B61
B62
Slot,PCI CONN
Slot,PCI CONN
IDSEL0 AD18
-12V_SYS
Note: 20-24 mils Note: 20-24 mils
INTCJ 24 INTDJ 24
D D
C C
INTAJ 24
CK_33M_PCI1 7
CBEJ3 24
CBEJ2 24
IRDYJ 24
DEVSELJ 24
LOCKJ 24
PERRJ 24
SERRJ 24
CBEJ1 24
-12V
TCK
GND1
TDO
+5V1
+5V3
INTB#
INTD#
PRSNT1#
RSV2
PRSNT2#
GND2
GND4
RSV4
GND6
CLK
GND7
REQ#
+5V7
AD(31)
AD(29)
GND9
AD(27)
AD(25)
+3.3V2
C/BE#(3)
AD(23)
GND11
AD(21)
AD(19)
+3.3V4
AD(17)
C/BE#(2)
GND13
IRDY#
+3.3V6
DEVSEL#
GND16
LOCK#
PERR#
+3.3V8
SERR#
+3.3V9
C/BE#(1)
AD(14)
GND18
AD(12)
AD(10)
GND20
AD(8)
AD(7)
+3.3V12
AD(5)
AD(3)
GND22
AD(1)
+5V8
ACK64#
+5V10
+5V12
TRST#
RESET#
PCI_PME#
AD(30)
+3.3V1
AD(28)
AD(26)
GND10
AD(24)
+3.3V3
AD(22)
AD(20)
GND12
AD(18)
AD(16)
+3.3V5
FRAME#
GND14
TRDY#
GND15
STOP#
+3.3V7
SDONE
GND17
AD(15)
+3.3V10
AD(13)
AD(11)
GND19
C/BE#(0)
+3.3V11
GND21
REQ64#
R145
R145
330
330
*
*
+/-5%
+/-5%
4
+12V
+5V2
INTA#
INTC#
+5V4
RSV1
+5V5
RSV3
GND3
GND5
SB3V
+5V6
GNT#
GND8
IDSEL
SBO#
AD(9)
AD(6)
AD(4)
AD(2)
AD(0)
+5V9
+5V11
+5V13
AD[31..0] 24
3
PREQ1J
AD31
AD29
AD27
AD25
AD23
AD21
AD19
AD17
IRDYJ
LOCKJ
PERRJ
SERRJ
CBEJ1
AD14
AD12
AD10
AD8
AD7
AD5
AD3
AD1
3D3V_SYS
-12V_SYS
INTDJ
INTDJ 24 INTAJ 24
INTBJ
INTBJ 24
CK_33M_PCI2 7
CBEJ3 24
CBEJ2 24
IRDYJ 24
DEVSELJ 24
LOCKJ 24
PERRJ 24
SERRJ 24
CBEJ1 24
CBEJ3
DEVSELJ
ACK64J
5V_SYS
3D3V_SYS
12V_SYS 5V_SYS
A1
A2
A3
TMS
A4
TDI
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
A17
A18
A19
A20
A21
A22
A23
A24
A25
A26
A27
A28
A29
A30
A31
A32
A33
A34
A35
A36
A37
A38
A39
A40
A41
A42
A43
PAR
A44
A45
A46
A47
A48
A49
A52
A53
A54
A55
A56
A57
A58
A59
A60
A61
A62
AD30
AD28
AD26
AD24
IDSEL0
AD22
AD20
AD18
AD16
FRAMEJ
TRDYJ
STOPJ
PSCLK
PSDATA
PAR
AD15
AD13
AD11
AD9
CBEJ0
AD6
AD4
AD2
AD0
REQ64_1J
INTBJ
INTDJ
INTBJ 24
3D3V_SB
PCIRSTJ 24
GNT0J 24
PMEJ 24
FRAMEJ 24
TRDYJ 24
STOPJ 24
PAR 24
CBEJ0 24
AD[31..0]
B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11
B12
B13
B14
B15
B16
B17
B18
B19
B20
B21
B22
B23
B24
B25
B26
B27
B28
B29
B30
B31
B32
B33
B34
B35
B36
B37
B38
B39
B40
B41
B42
B43
B44
B45
B46
B47
B48
B49
B52
B53
B54
B55
B56
B57
B58
B59
B60
B61
B62
2
PCI2
PCI2
-12V
TCK
GND1
TDO
+5V1
+5V3
INTB#
INTD#
PRSNT1#
RSV2
PRSNT2#
GND2
GND4
RSV4
GND6
CLK
GND7
REQ#
+5V7
AD(31)
AD(29)
GND9
AD(27)
AD(25)
+3.3V2
C/BE#(3)
AD(23)
GND11
AD(21)
AD(19)
+3.3V4
AD(17)
C/BE#(2)
GND13
IRDY#
+3.3V6
DEVSEL#
GND16
LOCK#
PERR#
+3.3V8
SERR#
+3.3V9
C/BE#(1)
AD(14)
GND18
AD(12)
AD(10)
GND20
AD(8)
AD(7)
+3.3V12
AD(5)
AD(3)
GND22
AD(1)
+5V8
ACK64#
+5V10
+5V12
Slot,PCI CONN
Slot,PCI CONN
TRST#
+12V
+5V2
INTA#
INTC#
+5V4
RSV1
+5V5
RSV3
GND3
GND5
SB3V
RESET#
+5V6
GNT#
GND8
PCI_PME#
AD(30)
+3.3V1
AD(28)
AD(26)
GND10
AD(24)
IDSEL
+3.3V3
AD(22)
AD(20)
GND12
AD(18)
AD(16)
+3.3V5
FRAME#
GND14
TRDY#
GND15
STOP#
+3.3V7
SDONE
SBO#
GND17
AD(15)
+3.3V10
AD(13)
AD(11)
GND19
AD(9)
C/BE#(0)
+3.3V11
AD(6)
AD(4)
GND21
AD(2)
AD(0)
+5V9
REQ64#
+5V11
+5V13
5V_SYS
3D3V_SYS
12V_SYS 5V_SYS
A1
A2
A3
TMS
A4
TDI
A5
A6
A7
A8
A9
A10
A11
A12
A13
A14
A15
A16
A17
A18
A19
A20
A21
A22
A23
A24
A25
A26
A27
A28
A29
A30
A31
A32
A33
A34
A35
A36
A37
A38
A39
A40
A41
A42
A43
PAR
A44
A45
A46
A47
A48
A49
A52
A53
A54
A55
A56
A57
A58
A59
A60
A61
A62
AD30
AD28
AD26
AD24
IDSEL3
AD22
AD20
AD18
AD16
FRAMEJ
TRDYJ
STOPJ
PSCLK
PSDATA
PAR
AD15
AD13
AD11
AD9
CBEJ0
AD6
AD4
AD2
AD0
REQ64_2J
INTCJ
INTAJ
INTCJ 24
3D3V_SB
PCIRSTJ 24
GNT1J 24
PMEJ 24
FRAMEJ 24
TRDYJ 24
STOPJ 24
PAR 24
CBEJ0 24
AD[31..0]
1
AD[31..0] 24
5V_SYS
C111
B B
3D3V_SYS
A A
R267 8.2K+/-5%
R267 8.2K+/-5%
R274 8.2K+/-5%
R274 8.2K+/-5%
5
*
*
*
*
*
*
RN11
RN11
1
3
5
7 8
8.2K
8.2K
+/-5%
+/-5%
RN23
RN23
1
3
5
7 8
8.2K
8.2K
+/-5%
+/-5%
RN21
RN21
1
3
5
7 8
8.2K
8.2K
+/-5%
+/-5%
Reserved
Reserved
*
*
*
*
*
*
2
4
6
2
4
6
2
4
6
EC22
EC22
470uF
470uF
16V, +/-20%
16V, +/-20%
C111
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
INTBJ
INTCJ
INTDJ
INTAJ
INTGJ
INTHJ
INTFJ
INTEJ
PREQ4J 24
PREQ5J 24
INTBJ 24
INTCJ 24
INTDJ 24
INTAJ 24
PREQ1J 24
PREQ2J 24
PREQ3J 24
PREQ0J 24
INTGJ 24
INTHJ 24
INTFJ 24
INTEJ 24
4
PCI Slot
1394a
IT8211
3D3V_SYS -12V_SYS
C210
*
*
Dummy
Dummy
EC47
EC47
1000uF
1000uF
+/-20%
+/-20%
C210
0.1uF
0.1uF
*
*
16V, Y5V, +80%/-20%
16V, Y5V, +80%/-20%
Dummy
Dummy
5V_SYS
3D3V_SYS
RN19
RN19
*
*
1
2
3
4
5
6
7 8
2.7K
2.7K
+/-5%
+/-5%
RN18
RN18
*
*
1
2
3
4
5
6
7 8
8.2K
8.2K
+/-5%
+/-5%
RN17
RN17
*
*
1
2
3
4
5
6
7 8
8.2K
8.2K
+/-5%
+/-5%
3
Dummy
Dummy
REQ64_2J
ACK64J
REQ64_1J
*
*
C110
C110
0.1uF
0.1uF
1 2
25V, X7R, +/-10%
25V, X7R, +/-10%
STOPJ
LOCKJ
PERRJ
SERRJ
FRAMEJ
IRDYJ
TRDYJ
DEVSELJ
R148
IDSEL3 AD17
PSCLK
PSDATA
2
R148
330
330
*
*
+/-5%
+/-5%
CP8
CP8
X_COPPER
X_COPPER
CP9
CP9
X_COPPER
X_COPPER
1 2
Del R351,R352
1 2
SMB_CLK_MAIN 7,18,19,20,22,27,31
SMB_DATA_MAIN 7,18,19,20,22,27,31
FOXCONN PCEG
FOXCONN PCEG
Title
Title
Title
PCI Slot
PCI Slot
PCI Slot
Size Document Number Rev
Size Document Number Rev
Size Document Number Rev
Date: Sheet
Date: Sheet
Date: Sheet
FOXCONN PCEG
G41M05
G41M05
G41M05
1
36 38 Friday, August 28, 2009
36 38 Friday, August 28, 2009
36 38 Friday, August 28, 2009
of
of
of
A C
A C
A C