Fairchild Semiconductor FIN1017 Datasheet
April 2001
Revised April 2002
FIN1017
3.3V LVDS 1-Bit High Speed Differential Driver
FIN1017 3.3V LVDS 1-Bit High Speed Differential Driver
General Description
This single driver is designed for high speed interconnects
utilizing Low Voltage Differential Signaling (LVDS) technology. The driver translates LVTTL signal levels to LVDS levels with a typical differen tial o utput swin g of 350 mV w hich
provides low EMI at ultra low power dissipation even at
high frequencies. Th is device is ideal for hi gh spe ed tran sfer of clock or data.
The FIN1017 can be paired with its companion receiver,
the FIN1018, or with any other LVDS receiver.
Features
■ Greater than 600Mbs data rate
■ 3.3V power supply operation
■ 0.5ns maximum differential pulse skew
■ 1.5ns maximum propagation delay
■ Low power dissipation
■ Power-Off protection
■ Meets or exceeds the TIA/EIA-644 LVDS standard
■ Flow-through pinout simpli f ies PCB layout
■ 8-Lead SOIC and US8 packages save space
Ordering Code:
Order Number Package Number Package Description
FIN1017M M08A 8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
FIN1017MX M08A 8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
FIN1017K8X MAB08A 8-Lead US8, JEDEC MO-187, Variation CA 3. 1mm Wide
[TUBE]
[TAPE and REEL]
[TAPE and REEL]
Connection Diagrams
8-Lead SOIC Pin Assignment for US-8 Package
Note: Ground pins 4 and 5 for opt im um operation.
TOP VIEW
Pin Descriptions Function Table
Pin Name Description
D
IN
D
OUT+
D
OUT−
V
CC
GND Ground
NC No Connect
© 2002 Fairchild Semiconductor Corporation DS500500 www.fairchildsemi.com
LVTTL Data Input
Non-inverting Driver Output
Inverting Driver Output
Power Supply
Input Outputs
D
IN
LL H
HH L
OPEN L H
H = HIGH Logic Level L = LOW Logic Level X = Don’t Care
D
OUT+
D
OUT−
Absolute Maximum Ratings(Note 1) Recommended Operating
Supply Voltage (VCC) −0.5V to +4.6V
DC Input Voltage (D
FIN1017
DC Output Voltage (D
Driver Short Circuit Current (I
Storage Temperature Range (T
Max Junction Temperature (T
Lead Temperature (T
) −0.5V to +6V
IN
) −0.5V to +4.7V
L
OUT
)
) Continuous
OSD
) −65°C to +150°C
STG
)150°C
J
(Soldering, 10 seconds) 260
ESD (Human Body Model)
ESD (Bus Pins D
OUT+/DOUT−
to GND) ≥ 10500V
ESD (Machine Model)
≥ 6500V
≥ 350V
Conditions
Supply Voltage (V
Input Voltage (V
Operating Temperature (TA) −40°C to +85°C
°C
Note 1: The “Absolute Maximum Ratings”: are those values beyond which
damage to the device may occur. The databook specifications should be
met, without exception, to ensure that the system design is reliable over its
power supply, temperatur e and output/input loading va riables. Fairchild
does not recommend operation of circu it s o ut s ide databook specific ation.
) 3.0V to 3.6V
CC
) 0 to V
IN
DC Electrical Characteristics
Over supply voltage and operating temperature ranges, unless otherwise specified
Symbol Parameter Test Conditions
V
OD
∆V
V
OS
∆V
I
OFF
I
OS
V
IH
V
IL
I
IN
I
I(OFF)
V
IK
I
CC
C
IN
C
OUT
Note 2: All typical values are at TA = 25°C and with VCC = 3.3V .
Output Differential Voltage
VOD Magnitude Change from
OD
Differential LOW-to-HIGH
Offset Voltage 1.125 1.25 1.375 V
Offset Magnitude Change from
OS
Differential LOW-to-HIGH
Power-Off Output Current VCC = 0V, V
Short Circuit Output Current V
Input HIGH Voltage 2.0 V
Input LOW Voltage GND 0.8 V
Input Current VIN = 0V or V
Power-Off Input Current VCC = 0V, VIN = 0V or 3.6V ±20 µA
Input Clamp Voltage IIK = −18 mA −1.5 V
Power Supply Current No Load, VIN = 0V or V
Input Capacitance 4pF
Output Capacitance 6pF
RL = 100 Ω, See Figure 1
= 0V or 3.6V ±20 µA
OUT
= 0V −8
OUT
VOD = 0V ±8
CC
RL = 100 Ω, VIN = 0V or V
CC
CC
Min Typ Max
(Note 2)
250 350 450 mV
CC
Units
25 mV
25 mV
mA
CC
±20 µA
8mA
10 mA
V
AC Electrical Characteristics
Over supply voltage and operating temperature ranges, unless otherwise specified
Symbol Parameter Test Conditions
t
PLHD
t
PHLD
t
TLHD
t
THLD
t
SK(P)
t
SK(PP)
Note 3: All typical values are at TA = 25°C and with VCC = 3.3V .
Note 4: t
(either LOW-to-HI GH or HIGH-to-LOW) w hen both devices operate with the same supply voltage, same te m perature, and have id ent ic al test circuits.
Differential Propagation Delay
LOW-to-HIGH
Differential Propagation Delay
HIGH-to-LOW RL = 100 Ω, CL = 10pF,
Differential Output Rise Time (20% to 80%) See Figure 2 and Figure 3 0.4 1.0 ns
Differential Output Fall Time (80% to 20%) 0.4 1.0 ns
Pulse Skew |t
Part-to-Part Skew (Note 4) 1.0 ns
is the magnitude of t he difference in propagation delay tim es between any specified terminals of t w o devices switching in the sam e di re c ti on
SK(PP)
- t
| 0.5 ns
PLH
PHL
www.fairchildsemi.com 2
Min Typ Max
(Note 3)
0.5 1.5 ns
0.5 1.5 ns
Units
FIGURE 1. Differential Driver DC Test Circuit
Note A: All input pulses have f requency = 10 MHz, tR or tF = 2 ns
includes all probe and fixture capacitances
Note B: C
L
FIGURE 2. Differential Driver Propagation Delay and
Transition Time Test Circuit
FIN1017
FIGURE 3. AC Waveforms
3 www.fairchildsemi.com
Loading...