• Implements ACPI control with PWROK, SLP_S3
SLP_S5
• Switch and linear regulator controller for 3.3V Dual (PCI)
• Linear regulator controller and linear regulator for VADJ
Dual output adjustable from 2.5V to 3.5V
• Break-before-Make
• Drives all N-Channel MOSFETs plus NPN
• Latched overcurrent protection for outputs
• Power-up softstarts for the linear regulators
• UVLO guarantees correct operation for all conditions
• 16 pin SOIC package
and
Applications
• Camino Platform ACPI Controller
• Whitney Platform ACPI Controller
• Tehama Platform ACPI Controller
Block Diagram
PWR_OK
9
SLP_S3
SLP_S5
7
8
Description
The FAN5063 is an ACPI Switch Controller for the Camino,
Whitney and Tehama Platforms. It is controlled by PWROK,
SLP_S3
VADJ Dual output for SDRAM or RAMBUS with 200mA
minimum base current for an external NPN transistor. An onboard precision low TC reference achieves tight tolerance voltage regulation without expensive external components. The
FAN5063 also offers integrated Current Limiting that protects
each output, and softstart for the linear regulators. The
FAN5063 is available in a 16 pin SOIC.
and SLP_S5, and provides 3.3V Dual for PCI and
+5V Standby
321
+12V
16
VADJ Dual
(2.5V RAMBUS
or 3.3V SDRAM)
+5V Main
10
15
14
13
12
Softstart
Osc
Over Current
+3.3V Main
4
-
+
REF
REF
+
-
+
REF
11
+
-
5
6
+5V Standby
+3.3V Dual (PCI)
REV. 1.0.0 12/4/00
2
FAN5063PRODUCT SPECIFICATION
Pin Assignments
16
QCAP
PUMP
5VSTBY
3VOUT1
3VOUT2
3VFB
SLP_S3
SLP_S5
1
2
3
4
FAN5063
5
6
7
8
15
14
13
12
11
10
9
VCCP
5VMAIN
VADJOUT
VADJ
VADJFB
GND
SS
PWR_OK
Pin Definitions
Pin NumberPin NamePin Function Description
1QCAP
2PUMP
35VSTBY
43VOUT1
53VOUT2
63VFB
7SLP_S3
8SLP_S5
9PWR_OK
10SS
11GND
12VADJFB
13VADJ
14VADJOUT
155VMAIN
16VCCP
Charge pump cap. Attach flying capacitor between this pin and PUMP to
generate high voltage from standby power.
Charge pump switcher.
5V Standby. Apply +5V standby on this pin to run the circuit in standby mode.
3.3V main gate control. Attach this pin to a transistor powering 3.3V dual from
the 3.3V main supply.
3.3V standby gate control. Attach this pin to a transistor powering 3.3V dual
from the 5V standby supply.
3.3V voltage Feedback. Pin 6 is used as the input for the voltage feedback
control loop for 3.3V dual.
SLP_S3. Control signal governing the Soft Off state S3. Internal current source
pulls this line high if left open.
SLP_S5. Control signal governing the Soft Off state S5. Internal current source
pulls this line high if left open.
PWR_OK. Control signal for switches. Internal current source pulls this line high if
left open.
Softstart. Attach a capacitor to this pin to determine the softstart rate.
Ground. Connect this pin to ground.
Adjustable Dual Voltage Feedback. Pin 12 is used as the input for the voltage
feedback loop for the adjustable dual voltage.
Adjustable Dual Voltage . Pin 13 sources VADJ during standby.
Adjustable Dual Voltage Base Control. Attach this pin to an NPN transistor
powering VADJ from the 5V Main.
5V Main. Apply +5V Main on this pin to run the VADJ base drive.
Main Power. Apply +12V through a diode on this pin to run the circuit in normal
mode. Bypass with a 0.1µF capacitor. When 12V is not present, this pin produces
voltage doubled 5V standby.
REV. 1.0.0 12/4/00
PRODUCT SPECIFICATIONFAN5063
Absolute Maximum Ratings
V
CCP
15V
All Other Pins13.5V
Junction Temperature, T
J
150°C
Storage Temperature-65 to 150°C
Lead Soldering Temperature, 10 seconds300°C
Thermal Resistance Junction to Ambient Θ
Thermal Resistance Junction-to-case, Θ