• Reduces ripple current in the storage capacitor between
the PFC and PWM sections
• Average current, continuous boost leading edge PFC
• Fast transconductance error amp for voltage loop
• High efficiency trailing edge PWM can be configured for
current mode or voltage mode operation
• Average line voltage compensation with brownout
control
• PFC overvoltage comparator eliminates output
“runaway” due to load removal
• Current fed gain modulator for improved noise immunity
• Overvoltage protection, UVLO, and soft start
Block Diagram
15
2
4
3
7
8
6
5
9
V
FB
2.5V
I
AC
V
RMS
I
SENSE
RAMP 1
RAMP 2
V
DC
V
CC
SS
DC I
LIMIT
VEA
–
+
8V
50µA
8V
16
VEAO
GAIN
MODULATOR
1.25V
3.5kΩ
IEA
+
–
3.5kΩ
–
+
1
IEAO
(-2 VERSION ONLY)
–
+
POWER FACTOR CORRECTOR
+
–
OSCILLATOR
V
2.5V
x 2
–
FB
+
PULSE WIDTH MODULATOR
General Description
The ML4824 is a controller for power factor corrected,
switched mode power supplies. Power Factor Correction
(PFC) allows the use of smaller, lower cost bulk capacitors,
reduces power line loading and stress on the switching FETs,
and results in a power supply that fully complies with
IEC1000-2-3 specification. The ML4824 includes circuits
for the implementation of a leading edge, average current,
“boost” type power factor correction and a trailing edge,
pulse width modulator (PWM).
The device is av ailable in two versions; the ML4824-1 (f
= f
) and the ML4824-2 (f
PFC
switching frequency of the PWM allows the user to design
with smaller output components while maintaining the best
operating frequency for the PFC. An over-voltage comparator shuts down the PFC section in the event of a sudden
decrease in load. The PFC section also includes peak current
limiting and input voltage brown-out protection. The PWM
section can be operated in current or voltage mode at up to
250kHz and includes a duty cycle limit to prevent transformer saturation.
OVP
+
2.7V
–
–1V
+
–
PFC I
LIMIT
DUTY CYCLE
LIMIT
VIN OK
1V
–
+
DC I
LIMIT
V
CCZ
V
CCZ
13.5V
PWM
= 2 x f
SRQ
SRQ
SRQ
UVLO
). Doubling the
PFC
13
V
CC
7.5V
REFERENCE
Q
Q
PWM OUT
Q
PFC OUT
V
REF
PWM
14
12
11
REV. 1.0.6 11/7/03
ML4824PRODUCT SPECIFICATION
Pin Configuration
ML4824
16-Pin PDIP (P16)
16-Pin Wide SOIC (S16W)
IEAO
I
AC
I
SENSE
V
RMS
SS
V
DC
RAMP 1
RAMP 2
1
2
3
4
5
6
7
8
TOP VIEW
16
VEAO
15
V
FB
14
V
REF
13
V
CC
12
PFC OUT
11
PWM OUT
10
GND
9
DC I
LIMIT
Pin Description
PIN NAMEFUNCTION
1IEAOPFC transconductance current error amplifier output
2I
3I
4V
AC
SENSE
RMS
5SSConnection point for the PWM soft start capacitor
6V
DC
7RAMP 1Oscillator timing node; timing set by R
8RAMP 2When in current mode, this pin functions as as the current sense input; when in voltage
16VEAOPFC transconductance voltage error amplifier output
PFC gain control reference input
Current sense input to the PFC current limit comparator
Input for PFC RMS line voltage compensation
PWM voltage feedback input
C
T
T
mode, it is the PWM input from PFC output (feed forward ramp).
PWM current limit comparator input
Positive supply (connected to an internal shunt regulator)
Buffered output for the internal 7.5V reference
PFC transconductance voltage error amplifier input
2
REV. 1.0.6 11/7/03
∆
∆
Ω
PRODUCT SPECIFICATIONML4824
Absolute Maximum Ratings
Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum
ratings are stress ratings only and functional device operation is not implied.
ParameterMin.Max.Units
V
Shunt Regulator Current55mA
CC
I
Voltage on Any Other PinGND – 0.3V
I
I
Peak PFC OUT Current, Source or Sink500mA
Peak PWM OUT Current, Source or Sink500mA
PFC OUT, PWM OUT Energy Per Cycle1.5µJ
Junction Temperature150°C
Storage Temperature Range–65150°C
Lead Temperature (Soldering, 10 sec)260°C
Thermal Resistance ( θ
Plastic DIP
Plastic SOIC
Voltage–35 V
SENSE
+ 0.3V
CCZ
REF
Input Current10mA
AC
)
JA
20mA
80
105
°C/W
°C/W
Operating Conditions
Temperature Range
ParameterMin.Max.Units
ML4824CX070°C
ML4824IX–4085°C
Electrical Characteristics
Unless otherwise specified, I
SymbolParameterConditionsMin.Typ. Max. Units
Voltage Error Amplifier
Input Voltage Range07V
TransconductanceV
Feedback Reference Voltage2.462.532.60V
Input Bias CurrentNote 2-0.3–1.0µA
Output High Voltage6.06.7V
Output Low Voltage0.61.0V
Source Current
Sink Current
Open Loop Gain6075dB
Power Supply Rejection RatioV
Current Error Amplifier
Input Voltage Range–1.52V
TransconductanceV
Input Offset Voltage0815mV
= 25mA, R
CC
= 52.3k Ω , C
T
NON INV
V
IN
V
IN
CCZ
NON INV
= 470pF, T
T
= V
INV
= ±0.5V, V
= ±0.5V, V
- 3V < V
= V
INV
= Operating Temperature Range (Note 1)
A
, VEAO = 3.75V5085120 µ
= 6V–40–80µA
OUT
= 1.5V4080µA
OUT
< V
CC
, VEAO = 3.75V130195310 µ
- 0.5V6075dB
CCZ
Ω
REV. 1.0.6 11/7/03
3
∆
∆
∆
ML4824PRODUCT SPECIFICATION
Input Bias Current–0.5–1.0µA
Output High Voltage6.06.7V
Output Low Voltage0.61.0V
Source Current
Sink Current
V
= ±0.5V, V
IN
V
= ±0.5V, V
IN
= 6V–40–90µA
OUT
= 1.5V4090µA
OUT
Open Loop Gain6075dB
Power Supply Rejection RatioV
CCZ
- 3V < V
CC
< V
- 0.5V6075dB
CCZ
OVP Comparator
Threshold Voltage2.62.72.8V
Hysteresis80115150mV
PFC I
Comparator
LIMIT
Threshold Voltage–0.8–1.0 –1.15V
(PFC I
LIMIT
V
TH
- Gain
100190mV
Modulator Output)
Delay to Output150300ns
DC I
Comparator
LIMIT
Threshold Voltage0.971.021.07V
Input Bias Current±0.3±1µA
Delay to Output150300ns
V
OK Comparator
IN
Threshold Voltage2.42.52.6V
Hysteresis0.81.01.2V
Gain Modulator
Gain (Note 3)I
= 100µA, V
AC
I
= 50µA, V
AC
I
= 50µA, V
AC
I
= 100µA, V
AC
RMS
RMS
RMS
RMS
= V
= 0V0.360.550.66
FB
= 1.2V, V
= 1.8V, V
= 3.3V, V
= 0V1.201.802.24
FB
= 0V0.550.801.01
FB
= 0V0.140.200.26
FB
BandwidthIAC = 100µA10MHz
Output VoltageI
= 250µA, V
AC
V
= 0V
FB
RMS
= 1.15V,
0.740.820.90V
Oscillator
Initial AccuracyT
Voltage StabilityV
= 25°C717681kHz
A
CCZ
- 3V < V
CC
< V
- 0.5V1%
CCZ
Temperature Stability2%
Total VariationLine, Temp6884kHz
Ramp Valley to Peak Voltage2.5V
Dead TimePFC Only270370470ns
C
T
4
REV. 1.0.6 11/7/03
PRODUCT SPECIFICATIONML4824
Electrical Characteristics (continued)
Unless otherwise specified, ICC = 25mA, RT = 52.3kΩ, CT = 470pF, TA = Operating Temperature Range (Note 1)
SymbolParameterConditionsMin.Typ. Max. Units
Line RegulationV
Load Regulation1mA < I(V
Temperature Stability0.4%
Total VariationLine, Load, Temp7.357.65V
Long Term StabilityT
PFC
Minimum Duty CycleV
Maximum Duty CycleV
Output Low VoltageI