No part of this material may be reproduced or duplicated in any form or by any means without the written
permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice.
Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this
material or due to its application or use in any product or circuit and, further, there is no representation that
this material is applicable to products requiring high level reliability, such as, medical products. Moreover,
no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or
copyright infringement of a third party. This material or portions thereof may contain technology or the
subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of
Japan and may require an export license from the Ministry of International Trade and Industry or other
approval from another government agency.
✽ In this manual, Zilog's Z80-CPU or its equivalent shall be called Z80, Intel's 8085A or its equivalent shall
be called 8085 and Motorola's MC6809 and MC6802 or their equivalents shall be called 6809 and 6802,
respectively.
® stands for registered trade mark.
All other product names mentioned herein are trademarks and/or registered trademarks of their respective owners.
Packing specification
Specification
Package (B: CSP, F: QFP)
Corresponding model number
Model name (D: driver, digital products)
Product classification (S1: semiconductor)
Packing specification
Specification
Corresponding model number (13705: for S1D13705)
Product classification (S5U: development tool for semiconductor)
The S1D13700 Controller displays text and graphics on a midsize, dot-matrix liquid crystal display
(LCD). A very flexible, low-power display system can be configured using the S1D13700 in
combination with various LCD modules. The character code or bitmap display data from the
microprocessor is temporarily stored in frame buffer memory, then periodically read out and
converted into LCD module signals for output to the LCD. Its abundant command functions make
it possible to overlay the text and graphic screens, scroll the screen in any direction (except in
grayscale mode), and split the screen for multi-window display, as well as display pictures in
grayscale mode. Moreover , the embedded-type 32-KB SRAM display buffer , built-in LCD module
control circuit, and high-speed character generator allow you to build an LCD control block with
only a few external circuits.
1.1Features
●
Number of display dots:...........................Text display mode
●
Three display modes: ..............................Text display mode, graphic display mode, and text/
Graphic display mode
640 dots x 240 dots (monochrome, 1 bpp)
320 dots x 240 dots (4 gray shades, 2 bpp)
240 dots x 160 dots (16 gray shades, 4 bpp) x threescreen overlay
graphic overlay mode (Layered display functions)
and smoothly scrolled horizontally.
64 characters (internal CGRAM 8 dots x 16 dots) or
256 characters (internal CGRAM 8 dots x 16 dots)
up to 1/256 duty cycles.
Direct access or indirect access selectable
and LCD interface pins independently selectable or
3.3 V (single power supply)
S1D13700 Technical Manual
EPSON
1
Page 7
1: OVERVIEW
1.2System Overview
Positioned midway between the MPU and LCD panel, the S1D13700 enables the sending and
receiving of control commands and data, and access of registers by the MPU for display, thus
making it possible to control up to 32 Kbytes of internal display memory (VRAM).
Moreover, because the S1D13700 has a built-in a control circuit for LCD units, it is possible to
take full advantage of the features of midsize, dot-matrix liquid crystal display units without using
any external circuit.
EPDAT# to FFDAT0
FESHIFT
LCD
XECL
YSCL
FPLINE
EPFLAME
MOD
YDIS
Video RAM
Video RAM
Arbitrate
Display Address
Character
Generator RAM
Generator
Generator ROM
Cursor Address
Controller
Microprocessor Interface
Figure 1-1 Block diagram of the S1D13700
Character
Layered
Controller
LCD Controller
Layered
GrayScale
FRM Controller
AB0 to AB15
DB0 to DB7
CS#
RD#
WR#
AS#
WAIT#
Dot Clock
Generator
Dot Counter
RESET#
CNF0 to CFN4
TSTEN
Internal Clock
Oscillator
CLK1
XCO1
XCD1
The S1D13700 divides the display memory space into the four areas shown below. When this
configuration is combined with the layered (overlaid) display and flexible scroll functions of the
S1D13700, it is possible to greatly reduce the MPU load when inverting or underlining text,
displaying graphs with text, or creating simple animation.
The S1D13700 uses the display memory space by dividing it into the four areas shown below to
realize the layered display functions using only a single controller.
2
EPSON
S1D13700 Technical Manual
Page 8
Example of display memory mapping by the S1D13700
(1)Character code table
• A memory area to store character code when displaying text
• 1 character = 8 bits
• Variable table mapping (by altering the scroll start address)
(2)Graphic data table
• A memory area to store bitmap data
• 1 word = 8 bits
• Variable table mapping
(3)CG RAM table (for external characters)
• A character generator whose character patterns can be altered by the MPU as desired
• Maximum 8 x 16 bits (16 bytes per character)
• Maximum 64 discrete characters, or 256 characters when not using CGROM
• Internal CG RAM used
• Variable table mapping
(4)CG ROM table
• Maximum 5 x 7 bits
• Maximum 160 characters
• Mapped to addresses 8030h–85AFh. Data cannot be read out by the MPU.
1: OVERVIEW
To make the most of the above-mentioned functions of the S1D13700, a high-speed interfacing
method is used to enable pipelined command processing between the MPU and S1D13700. Most
commands of the S1D13700 are processed so that the controller completes the processing of any
input command before the next command is issued from the MPU. Therefore, the MPU does not
need to frequently check the status of the S1D13700, and is not kept waiting by the S1D13700.
Thus, the high-speed interfacing method adopted for the S1D13700 helps minimize possible
reduction in the MPU’s processing capability.
Moreover, the MPU can access the above display space at any time irrespective of display mode
(except in sleep mode).
S1D13700 Technical Manual
EPSON
3
Page 9
1: OVERVIEW
1.3List of Abbreviations
AbbreviationMeaning
............................ Address
•AB
•AP
............................ Address pitch
.............................. Text display mode (Denotes a command in command code descriptions.)
•C
............................ Cursor movement direction
•CD
•CG
............................ Character generator
• CGRAM ADR
........................... Cursor shape
•CM
• C/R
........................... Number of characters per line
......................... Cursor size in the X direction
• CRX
.......................... Cursor size in the Y direction
•CRY
• CSRDIR
• CSRFORM
• CSRR
• CSRW
•DM
•FC
•f
•f
•FP
•FY
•G
• GLC
• HDOT SCR
•IV
•L
• L/F
• MREAD
•MX
• MWRITE
•OV
• OVRAY
•P
•R
• RAM
•ROM
• SAD
•SL
• TC/R
• VRAM
• MOD(WF)
• W/S
• XDr
• YDr
........................ Cursor address read
........................... Display mode
............................ Flashing cursor
............................ Frame frequency
FR
.......................... Oscillation frequency
OSC
............................. Layer flashing
............................ Character field in the Y direction
............................. Number of scanning lines
......................... Total number of characters per line
.......................... Double common/single common
.......................... X direction driver
.......................... Y direction driver
........... Character generator memory offset address
.................... Direction of cursor movement
................ Cursor shape
....................... Cursor address write
............... Smooth scrolling in horizontal direction
.................... Display memory readout
.................. Display memory write
..................... Screen overlay
...................... Display memory
................. AC drive waveform
4
EPSON
S1D13700 Technical Manual
Page 10
2: PINS
2P
INS
2.1Pin Connection
2.1.1Pin Assignments
WAI T#
HIOV
CNF0
CNF1
CNF2
CNF3
CNF4
AB15
AB14
AB13
DB3
DB2
DB1
DB0
SS
V
DD1
AS#
49
64
HIOVDD
DB4
48
DB5
DB6
DB7
CS#
WR#
S1D13700F00A
Index
RD#
COREVDD
CLKI
TESTEN
SCANEN
RESET#
XCG1
XCD1
33
16 1
SS
V
32
17
NIOVDD
YDIS
FPFRAME
YSCL
V
SS
MOD
FPLI NE
COREV
XECL
FPSHI FT
NIOV
FPDAT0
FPDAT1
FPDAT2
FPDAT3
V
DD
DD
SS
S1D13700 Technical Manual
VSS
AB12
AB11
AB9
AB10
AB8
HIOVDD
EPSON
AB7
AB6
AB5
AB4
AB3
AB2
AB1
COREVDD
AB0
5
Page 11
2: PINS
2.1.2Pin Description
Key :
I =
O =
IO =
P =
HIBC =
HIBH =
HIBCD1 =
HOB2T =
HBC2T =
HTB2T =
Input
Output
Input/output
Power supply
CMOS input
CMOS Schmitt input
CMOS input with pulldown resistor (60 ohms typ. at 5.0 V)
Normal buffer (8 mA/-8 mA at 5 V)
LVTTL I/O buffer (6 mA/-6 mA at 3.3 V)
Tri-state output (6 mA/-6 mA at 3.3 V)
44-47 • 49-52IOHIOVDDHBC2THi-ZData bus for MPU interface
2-6 • 8-11 • 13-16IHIOVDDHIBC0Address bus for MPU interface
18-21ONIOVDDHOB2TXData bus for X driver
V
SS
RESET#
State
——Ground
Address strobe for MPU
interface
Description
6
EPSON
S1D13700 Technical Manual
Page 12
2: PINS
Pin NamePin No.
YDIS31ONIOVDDHOB2TLLCD power-down output
RESET# (RES)36IHIOVDDHIBH0Reset input
TESTEN38IHIOVDDITST10Test mode setup input
SCANEN37IHIOVDDHIBCD10Test mode setup input
I/O
I/O VoltageI/O Cell
Type
RESET#
State
Description
Note:The corresponding pin names of the earlier LCD controller (i.e., S1D13305) are enclosed in
parentheses.
S1D13700
Technical ManualEPSON7
Page 13
2: PINS
2.1.3Package Dimensions
HD
D
49 PIN
64 PIN
48 PIN
1 PIN
33 PIN
32 PIN
E
ED
17 PIN
e
ICL
16 PIN
Amax
A1A2
Symbol
*
*
*
*
E10.110.210.3
D10.110.210.3
Amax1.2
AL0.1
AP0.911.1
e0.5
ICL0.170.20.27
CL0.1250.150.2
É∆0°10°
L0.30.50.7
L11
L20.5
HE11.61212.4
HD11.61212.4
É∆215°
É∆315°
R0.1
R10.1
Dimension in Milimeters
Min.Nom.Max.
R1
R
D
L2
L
L1
*
E,D Excluding the tie bar cutting stub.
ICL Lead width of basemetal.
CLLead thickness of basemetal.
1 = 1mm
8EPSONS1D13700 Technical Manual
Page 14
2.2Pin Functions
2.2.1Power Supply Pins
Pin NameFunction
HIOVDD
NIOVDD
COREVDDPower supply for internal logic. Connect a 3.3 V power supply to this pin. Note 1
V
SS
Note 1: Because the spike power supply current in the S1D13700 could reach levels that are several
tens higher than the average amount of dynamically consumed current, measures must be
taken to minimize the power supply impedance of the S1D13700. For example, use thick
power supply wiring from the power supply to the S1D13700 or insert a capacitor of 0.47 mF or
more (with good frequency characteristics) between V
These measures will help to reduce power supply impedance.
2.2.2Oscillator and Clock Input Pins
CLKIGenerally used as the input clock source for the bus and memory clocks.
XCG1
XCD1
Power supply for host interface I/O drive. Connect a 5 V or 3.3 V power supply to this pin. (Shared
with MPU power supply pin, VCC)Note 1
Power supply for LCD I/O drive other than host of interface I/O. Connect a 5 V or 3.3 V power supply
to this pin.Note 1
Connects to 0 V earth ground (GND).
and VSS close to the S1D13700.
DD
These pins are used to connect a crystal resonator for the internal clock-generating oscillator. For
details, see Section 4.2 “Oscillator Circuit” on page 70. To use the external clock (fed in from the
CLKI pin), fix XCG1 for input with a pullup resistor and leave XCD1 open.Note 2
Input, active low
Set the frequency divide ratio of the display clock (pixel clock) relativ e to CLKI or an internally gener ated system clock.
2: PINS
CNF0
CNF1
CNF3CNF2Clock Retio
001/4
011/8
101/16
11Not USE
Note 2: Because the external clock fed in from the CLKI pin is needed to internally generate the
fundamental timing in the S1D13700, the oscillation characteristic requirements given in
Section 5.4.3 “External Clock Input Characteristics” on page 92 must be met.
S1D13700Technical ManualEPSON9
Page 15
2: PINS
2.2.3System Bus Connecting Pins
DB0 – DB7
CNF2
CNF3
Tristate input/output, active high
These pins comprise an 8-bit bidirectional data bus, which is connected to the 8-bit or 16-bit MPU data bus.
Input, active high
The S1D13700 allows the MPU interface format to be changed depending on how CNF2 and CNF3 are set,
so that it can be connected directly to the 80-series MPU (e.g., Z80
or 6802), or the MC68K-series MPU (68000) bus.
Note 3: Normally, CNF2 and CNF3 should be corrected directly to power supply VDD or VSS to prevent
the mixture of noise. Should noise be mixed in, insert a capacitor between the CNF2 and
CNF3 lines and V
, as close to the IC pins as possible. This will help to effectively eliminate
SS
noise.
AB15 – AB1
AB0
Input, active high
Normally, the MPU address bus is connected to these pins. The data bus signal is discriminated by a combination of RD# and WR# signals, or R/W#, E, and LDS signals, as listed in the table below.
Input: CNF4 = 0 selects direct access; CNF4 = 1 selects indirect access.
<Direct access for the 80-series interface>
CMF4
CNF4
*AB15–AB0 are used as register addresses.
<Indirect access for the 80-series interface>
CNF4
AB15
– AB1
00or10or101
00or10or110Write to command/parameter registers
AB15
– AB1
1–001–
1–101
1–010
1–110Command write (code only)
AB0RD#WR#Function
Read from command/parameter
registers
AB0RD#WR#Function
Data (display data and cursor address)
read
Data (display data and parameter)
write
10EPSONS1D13700 Technical Manual
Page 16
Input: CNF4 = 0 selects direct access; CNF4 = 1 selects indirect access.
<Direct access for the 68-series interface>
2: PINS
CMF4
RD# (E)
WR# (R/W#)
CS#
CNF4
AB15
– AB1
00or10or111
AB0
WR#
(R/W#)
RD#
(E)
Read from command/parameter
registers
Function
00or10or101Write to command/parameter registers
*A15–A0 are used as register addresses.
<Indirect access for the 68-series interface>
CNF4
AB15
– AB1
AB0
WR#
(R/W#)
RD#
(E)
Function
1–011–
1–111
1–001
Data (display data and cursor address)
read
Data (display data and parameter)
write
1–101Command write (code only)
• When the 80-series MPU is connected
Input, active low
This is the strobe signal used by the MPU as it reads data or status flags from the S1D13700. The data bus
of the S1D13700 is in output mode while this signal remains low.
• When the 68-series MPU is connected
Input, active high
This is an enable clock input pin of the 68-series MPU.
• When the MC68K-series MPU is connected
Input, active low
Normally, this is an LDS# input pin of the MC68K-series MPU.
• When the 80-series MPU is connected
Input, active low
This is the strobe signal used by the 80-series MPU as it writes data or parameters to the S1D13700. The
S1D13700 latches the data bus signal at the rising edge of WR#.
• When the 68-series MPU is connected
Input
This is a R/W# control signal input pin of the 68-series MPU.
R/W# = HIGH : READ
R/W# = LOW : WRITE
• When the MC68K-series MPU is connected
Input
This is a R/W# control signal input pin of the MC68K-series MPU.
R/W# = HIGH : READ
R/W# = LOW : WRITE
Input, active low
This chip select signal is used by the MPU to activate the S1D13700 before accessing it, and is normally
derived by decoding the address bus signal.
S1D13700Technical ManualEPSON11
Page 17
2: PINS
This signal forcibly inserts a wait state into the system during data transfer. When this signal is deasserted,
data transfer is completed. After data transfer is complete, this signal is left free (placed in high-impedance
state).
• When the 80-series MPU is connected
Tri-state output, active low (wait state when asserted low)
WAIT#
AS#
RESET#
Connect this pin to WAIT# of the 80-series MPU.
• When the 68-series MPU is connected
Unused. Therefore, leave this pin open.
• When the MC68K-series MPU is connected
Tri-state output, active low (no wait state when asserted low)
This pin serves as the DTACK# pin of the MC68K-series MPU.
• When the 80-series MPU is connected
Unused. Therefore, fix this pin low.
• When the 68-series MPU is connected
Unused. Therefore, fix this pin low.
• When the MC68K-series MPU is connected
Input, active low
Connect this pin to the address strobe AS# pin of the MC68K-series MPU.
Input, active low
The RESET# input is used to initially reset the S1D13700 in hardware.
Note 4: Although this pin is a Schmitt trigger input to prevent the S1D13700 from being inavertently
reset by noise, care must be taken when intentionally lowering the power supply voltage.
Note 4
12EPSONS1D13700 Technical Manual
Page 18
2.2.4LCD Driver Control Pins
The S1D13700 can directly control both the X and Y drivers based on an enable chain, which is a method of
effectively reducing the amount of current consumption needed to drive dot-matrix liquid crystal display
elements.
2: PINS
FPDAT0 –
FPDAT3
FPSHIFT
XECL
FPLINE
MOD
YSCL
FPFRAME
YDIS
Output, active high
This 4-bit dot data bus for the X driver (column driver) is connected to the data input pins of the X driver.
Output, falling edge triggered
This signal causes the dot data bus signals (FPDAT0–FPDAT3) to be stored in the X driver at the signal’s
falling edge, and thus functions as a shift clock for the internal shift register of the X driver.
To reduce power consumption, this clock is turned off until the MPU starts sending data for the next display
line after outputting the LP signal. (For details, see Section 5.4.4 “LCD Control Signal Timing
Characteristics” on page 93.)
Output, falling edge triggered
XECL is a dedicated clock signal for the X drivers cascaded by an enable chain. It causes the enable signal
to be successively passed to the next X driver every 16 XSCL periods.
Output, falling edge triggered
For the liquid crystal display elements to be successively driven, the X driver contains a circuit to latch each
output bit of the internal shift register at the falling edge of LP. This signal is output for every display line.
Output
This signal provides a one-frame interval for the X and Y drivers to determine the AC drive waveform for
the LCD panel. Two types of cyclic signals are output depending on how the System Set command
parameters are set.
Output, active high, rising edge triggered
This signal is a clock for the Y driver, and is equivalent to XSCL for the X driver. The Y data signal (YD) is
stored in the Y driver at the beginning of a frame, and YSCL is used as an internal shift clock.
Output, active high
YD is data for the Y driver, and is a cyclic signal output at the first display line interval of a frame. The
electrodes on the common side of liquid crystal display elements are sequentially scanned as the YD signal
is sequentially shifted inside the Y driver synchronously with the YSCL signal.
Output, active high
This signal is used to power down the LCD unit and is held high during the display period.Note 5
Note 5: The YDIS signal goes low at a time equivalent to one to two frames after the sleep command is
written. When the YDIS signal goes low, all Y driver outputs are forcibly brought to an
intermediate level (unselected), thus causing display to turn off. Therefore, to power off the
LCD unit, the liquid crystal drive power supply (with relatively large steady-state current) must
be turned off at the same time display is turned off by using the YDIS signal.
2.2.5TEST Control Pins
TESTEN
SCANEN
S1D13700Technical ManualEPSON13
Input, active high
Test-enable input used only for production testing (with type-1 pulldown resistor, 50 ohms typ. at 3.3 V).
Input, active high
Test-enable input used only for production testing (with type-1 pulldown resistor, 50 ohms typ. at 3.3 V).
Page 19
3: COMMANDS AND COMMAND REGISTERS
3COMMANDSAND COMMAND REGISTERS
3.1Types of Commands (when Indirectly Interfaced)
When indirect mode is selected for the system interface, use commands to set up the display.
The table below lists the types of commands, including the code of each command.
Instructs to turn
display on or off and
make the screen flash
on and off.
Sets the display start
address and display
area.
Sets the cursor shape,
etc.
cursor movement.
Instructs screen
overlay mode.
Sets the start address
of CG RAM.
Sets the horizontal
direction dot unit and
scroll position.
Sets the cursor
address.
Instructs to read the
cursor address.
Instructs to write to
display memory.
Instructs to read
display memory data.
Parameters
following the
command
No. of
parameters
819
128Note 1
1029
237
038
139
243
144
245Note 1
246Note 1
—47Note 1
—47
Remarks
See
pages
Note 1: As a r ule, each command is executed every time a parameter for the command is input to the
S1D13700, and completed before the next parameter (P) or command (C) is input. Therefore,
the MPU can stop sending parameters in the middle and send the next command. In this case,
the parameters that have already been sent are effective and other parameters not input to the
S1D13700 retain their original values. However, two-byte parameters are handled as
described below.
Note 1:
1. CSRW and CSRR commands: The parameter is executed one byte at a time. Therefore, the MPU
can only alter or check the low-order byte.
2. Commands other than CSRW and CSRR: The parameter is not executed until its second byte is
input.
SYSTEM SET
SCROLL
CGRAM ADR
3. Two-byte parameters consist of two bytes of data (as in the case of APL and APH).
4. Because the value of each register after power-on is indeterminate, make sure all command
parameters are set.
0 x 80170 x 00r_P1_CsrDir000000CD1CD2
0 x 80180 x 00r_P1_OvLay000OVDM2DM1MX1MX0
S1D13700Technical ManualEPSON15
Page 21
3: COMMANDS AND COMMAND REGISTERS
Address
0 x 80190 x 00
0 x 801A *
0 x 801B0 x 00r_P1_HdotScr00000D2D1D0
0 x 801C *
0 x 801D *
0 x 801E *
0 x 801F *
0 x 80200 x 00
*1 To ensure that two bytes are set at the same time, the low-order byte is fixed when the high-order byte is written.
*2 SLEEPIN = 0: Clock enable
*3 CSRW: Write only (00h when read), CSRR: read only (write invalid).
Other registers can be written to or read from (in units of bits).
Hard
Register namebit7bit6bit5bit4bit3bit2bit1bit0
Reset
r_P1_
CGRAMAdr
1
0 x 00
3
0 x 00r_P1_CSRW
3
0 x 00r_P2_CSRW
3
0 x 00r_P1_CSRR
3
0 x 00r_P2_CSRR
r_P2_
CGRAMAdr
r_P1_
GrayScale
Using the internal oscillator circuit causes the oscillator to start oscillating. Using an externally sourced
clock causes the clock to propagate to the internal circuits.
The internal timing circuit is released from reset status by writing to any register after setting SLEEPIN
= 0. (Therefore, internal SRAM cannot be accessed until that time.)
SAGLA7SAGLA6SAGLA5SAGLA4SAGLA3SAGLA2SAGLA1SAGL
A0
SAGH
A15
CSRLA7CSRLA6CSRLA5CSRLA4CSRLA3CSRLA2CSRLA1CSRL
CSRH
A15
CSRLA7CSRLA6CSRLA5CSRLA4CSRLA3CSRLA2CSRLA1CSRL
CSRH
A15
SAGH
A14
CSRH
A14
CSRH
A14
000000BPP1BPP0
SAGH
A13
CSRH
A13
CSRH
A13
SAGH
A12
CSRH
A12
CSRH
A12
SAGH
A11
CSRH
A11
CSRH
A11
SAGH
A10
CSRH
A10
CSRH
A10
SAGH A9SAGH
A8
A0
CSRHA9CSRH
A8
A0
CSRHA9CSRH
A8
The following shows the relationship between memory and register maps in the S1D13700.
(MSB DB7 – LSB DB0)
0000h
Display RAM
Area
7FFFh
8000h
802Fh
Register Area
0x8021 – 0x802F Reserve
8030h
(CGROM Area)
85AFh
85B0h
Not Use
FFFFh
S1D13700 Memory Mapping (AB15 – AB0)
* The S1D13700 ignores any attempt to access address space 8030h–FFFFh. This address space ma y be employed as
a user area, but because there is no negate output availab le for the WAIT# pin of the S1D13700, inhibit access to this
address space when not in use.
16EPSONS1D13700 Technical Manual
Page 22
3.3Command Description
3.3.1Operation Control Commands
SYSTEM SET
This command and the parameters that follow specify initial reset of the device, set the window size, and the
method of connecting with the LCD unit. This command determines the fundamental operation of the
S1D13700. Therefore, if this command is incorrectly set, the functions of other commands may not work
normally.
<Indirect mode><Direct mode>
3: COMMANDS AND COMMAND REGISTERS
MSBLSB
D7D6D5D4D3D2D1D0
C
0100
P1
00IV1W/SM2M1M0
WF0000
P2
P3
0000
P4
P5
P6
C/R
TC/R
L/F
0
000
FY
FX
Address
––
0x8000
0x8001
0x8002
0x8003
0x8004
0x8005
Register name
r_P1_SystemSet
bit5 : IV
bit3 : WS
bit2 : M2
bit1 : M1
bit0 : M0
r_P2_SystemSet
bit7 : WF
bit2-0 : FX
r_P3_SystemSet
bit3-0 : FX
r_P4_SystemSet
bit7-0 : CR
r_P5_SystemSet
bit7-0 : TCR
r_P6_SystemSet
bit7-0 : LF
P7
P8
APL
APH
0x8006
0x8007
r_P7_SystemSet
bit7-0 : APL
r_P8_SystemSet
bit7-0 : APH
● C The command alone has the following initial reset functions:
• Resets the internal timing circuit.
• Turns display off.
• Deactivates sleep mode (internal operation stopped state) (thus starting the oscillator).
To deactivate sleep mode, make sure the command and one parameter (P1) are input.
In direct interface mode, clearing the SleepIn bit has the same effect.
S1D13700Technical ManualEPSON17
Page 23
3: COMMANDS AND COMMAND REGISTERS
[Parameter P1]
●M0Specify the CG ROM to be used for display. Although internal CG ROM can generate 160
discrete character fonts (each consisting of 5 x 7 dots as shown in Section 4.4.1 “Character
Fonts (Internal CG)” on page 81), internal CG RAM may be used when different character
fonts or more characters (up to 256) are needed.
Note: When the CG area is mapped in the display memory space, the memory area
available to store display data is reduced by the amount of CG area mapped.
●M1Selects the CG RAM definition area where the user can define any desired character pattern.
The CG RAM code may be selected from the 64 discrete codes assigned in Section 4.4.2
“Character Codes” on page 82.
M10: Without bit D6 correction The CG RAM1 and CG RAM2 areas are noncontiguous.
1: With bit D6 correctionThe CG RAM1 and CG RAM2 areas are contiguous.
●M2Select the CG size in the Y direction for more economical use of internal CG RAM. CGs whose
sizes in the Y direction are 17 dots or more cannot be handled with the character codes of the
S1D13700. In such case, characters may be decomposed into bit images and displayed in
graphic display mode of the S1D13700.
Only CG RAM1 is handled as CG RAM, with CG RAM2
handled as CG ROM.
Both CG RAM1 and RAM2 are handled as CG RAM.
The table below summarizes bank configurations by M1, M2, and M3.
Note: 1. For details on how to set C/R and TC/R when using the HDOT SCR command, see Section
4.1.6 “Determining Various Parameters” on page 64.
2. The SL value for IV = 0 is the SL value for IV = 1 plus 1.
●IVCorrects the screen origin during inverse display. Normally set IV = 1.
The most effective way to display characters in inverse video is to use a unique function of the
S1D13700 that allows the text screen and graphics back-layered screen to be exclusive OR’d.
However, because the character origin is at the upper-left corner of the screen when characters
are mapped on the screen by the S1D13700, the uppermost line and leftmost column on the
display screen do not have dots to draw the outline of characters, thus making the displayed
characters illegible. Therefore, the S1D13700 uses the IV specification and horizontal direction
dot scroll function (HDOTSCR command) to shift the origin of the text screen for correction
with respect to the graphics back-layered screen, allowing characters to be displayed in inverse
video anywhere on the screen. For details, see Section 4.1.7 “Scrolling” on page 65.
IV 0: Uppermost line of screen corrected
1: Uppermost line of screen not corrected
Origin of the screen
Background layer
IV
1 dot
HDOT SCR
Text
1 – 7 dots
<Display screen>
Figure 3-1 Combination of IV and HDOT SCR
Note: If the leftmost column must also be corrected, shift dots in the horizontal direction.
20EPSONS1D13700 Technical Manual
Page 26
3: COMMANDS AND COMMAND REGISTERS
[Parameter P2]
●FXDefines the size of the character field in the X direction (i.e., size of one character including a
space).
HEX
00
01
•
•
07
BIN
D4 D3 D2 D1 D0
00000
00001
•••••
•••••
00111
Number of dots
[FX]
1
2
•
•
8
Structure of the character field
1. Because the S1D13700 processes the display data in 8-bit units, if the character font exceeds 8 bits, the
text screen must configure one character with two or more display memory addresses as normally practiced. In this case, odd-numbered bits less than a unit of 8 bits are not displayed as shown below. Oddnumbered bits less than a unit of 8 bits are also not displayed on the back-layered screen as shown below.
2. In graphic display mode, the character field must normally be 8 bits long. For other character fields, oddnumbered bits less than a unit of 8 bits are not displayed.
FX
FX
8 bits8 bits8 bits
FY
8 bits8 bits8 bits
FY
Not displayed
<Background layer>
Address A
Address B
Address C
<Text screen>
Figure 3-2 Typical relationship between FX/FY and display addresses
In grayscale mode, FX must be fixed to ‘00111’ (8 dots).
●WFSpecifies the AC drive method of the liquid crystal.
WF0: Line inversion drive method
1: Two-frame AC drive method (method B)
The two-frame AC drive method is an AC drive method in which the half period of the WF
signal constitutes a one-frame interval. Normally, set WF = 1.
The line inversion drive method is a modified AC drive method in which the WF signal has its
waveform inverted every 16 Y lines.
Note: Although the LCD ma y look better when WF is set to 0, stripes in the X direction
will appear when the LCD drive voltage is high or viewing angle large.
S1D13700Technical ManualEPSON21
Page 27
3: COMMANDS AND COMMAND REGISTERS
[Parameter P3]
●FYDefines the size of the character field in the Y direction.
HEX
00
01
•
•
07
•
0E
0F
BIN
D3 D2 D1 D0
0000
0001
••••
••••
0111
••••
1110
1111
Number of dots
[FX]
1
2
•
•
8
•
15
16
[Parameter P4]
C/RDefines the display interval in the X direction by indicating the number of display characters
●
counted in address units, as described in the section on parameter FX. When [FX] = 10 dots, for
example, two memory addresses are counted per character. For details on how to calculate the
[C/R] value, see Section 4.1.6 “Determining Various Parameters” on page 64. The value set for
this parameter cannot be greater than the calculated [C/R] value, but can be equal to or less than
the calculated [C/R] value. In that case, excess display sections are left blank.
HEX
00
01
•
•
4F
•
•
EE
EF
BIN
D7 D6 D5 D4 D3 D2 D1 D0
00000000
00000001
••••••••
••••••••
01001111
••••••••
••••••••
11101110
11101111
Characters per line
[C/R]
1
2
•
•
80
•
•
239
240
Note: 1.Make sure the number of dots in excess display sections is within 64.
2. For grayscale to be set to 2 Bpp or 4 Bpp, the set value of CR must be increased.
CR (bytes) = [ (Panel Width) /8pixel character]*Bpp
22EPSONS1D13700 Technical Manual
Page 28
3: COMMANDS AND COMMAND REGISTERS
[Parameter P5]
●TC/RThe condition [TC/R] ≥ [C/R] + 4 must always be met.
To minimize the amount of current consumed by the S1D13700 and LCD unit for a given
display capacity, the S1D13700’s oscillation frequency (fosc) must be adjusted. Moreover,
because the one-frame time (1/f
according to the equation to calculate [TC/R] as described in Chapter 4 and adjust the
S1D13700’s divide-by-n ratio.
) must be made constant to prevent flicker, define [TC/R]
FR
HEX
00
01
•
•
52
•
•
FE
FF
BIN
D7 D6 D5 D4 D3 D2 D1 D0
00000000
00000001
••••••••
••••••••
01010010
••••••••
••••••••
11111110
11111111
Characters per line
[TC/R]
1
2
•
•
83
•
•
255
256
[Parameter P6]
●L/FDefines the display interval in the Y direction by indicating the number of display lines per
screen.
HEX
00
01
•
•
7F
•
•
FE
FF
BIN
D7 D6 D5 D4 D3 D2 D1 D0
00000000
00000001
••••••••
••••••••
01111111
••••••••
••••••••
11111110
11111111
Number of lines
per screen
1
2
•
•
128
•
•
255
256
Note: When W/S = 1, [L/F] must be defined as an even number because dual-screen
display is assumed.
S1D13700Technical ManualEPSON23
Page 29
3: COMMANDS AND COMMAND REGISTERS
[Parameters P7, P8]
●APDefines the number of memory addresses in the X direction of a virtual screen.
MSBLSB
D0D1D2D3D4D5D6D7
APL AP7 AP6 AP5 AP4 AP3 AP2 AP1 AP0
APH AP15 AP14 AP13 AP12 AP11AP10 AP9 AP8
HEXNumber of memory
APHAPL
0 0
0 0
• •
• •
0 0
• •
• •
F F
F F
0 0
0 1
• •
• •
5 0
• •
• •
F E
F F
addresses per line
[AP]
0
1
•
•
80
•
•
16
2
-2
216-1
Display screen
C/R
Defined area of display memory
AP
SLEEP IN
●CWhen this command is input, the S1D13700 blanks the display for at least a one-frame period,
then stops all internal operations including clock oscillation before entering sleep mode. At this
time, the LCD unit sends OFF data to the X driver while simultaneously sending the YDIS
signal to the Y driver to turn the bias voltage off. Therefore, in no case will unexpected display
remain on the screen when the liquid crystal is powered off by the YDIS signal.
In sleep mode, the S1D13700 registers retain the original state before entering sleep mode.
Moreover, the display memory control pins are fixed high or low to maintain the integrity of
data stored in display memory.
To restore the S1D13700 from sleep mode, write the command and one parameter (P1) of the
SYSTEM SET to the S1D13700 once to immediately wake up the S1D13700. In direct
interface mode, the S1D13700 can be restored from sleep mode by clearing the SleepIn bit.
However, display memory cannot be accessed immediately after exiting sleep mode. The
display RAM space (0000h–7FFFh) can be accessed by first accessing any other register once.
To restore display, execute the DISP ON command immediately after exiting sleep mode.
Regardless of whether the S1D13700 is directly or indirectly interfaced, the entire screen must
be set to the ON state before entering sleep mode. When in indirect interface mode, issue the
DISP ON command. When in direct interface mode, set the DispOn bit to 1 before entering
sleep mode.
<Indirect mode><Direct mode>
MSBLSB
AddressRegister name
D7D6D5D4D3D2D1D0
C
01010011
0x8008
r_SleepIn
bit0 : SleepIn
Note: 1. The YDIS signal goes low at a time equivalent to one to two fr ames after the sleep command
is written. When the YDIS signal goes low, all Y driver outputs are f orcibly brought to an inter-
24EPSONS1D13700 Technical Manual
Page 30
3: COMMANDS AND COMMAND REGISTERS
mediate level (unselected), causing display to turn off. Therefore, for the LCD unit to be powered down, the liquid crystal drive power supply (with relatively large steady-state current)
must be turned off at the same time display is turned off by using the YDIS signal.
2. If the drive power supply of the liquid crystal remains on in sleep mode, a DC component
may be applied to the LCD panel because all internal operations of the S1D13700 have
been stopped in that mode. When priority is placed on reliability, however, the liquid crystal
drive power supply must be turned off before writing the sleep command to prevent DC components from being applied to the LCD panel.
3. Although the bus is placed in the high-impedance state during sleep mode, some voltage
may be supplied to the bus line for a bus with pull-up/pull-down resistors.
3.3.2Display Control Commands
DISP ON/OFF
This command turns display of the entire screen on or off.
The parameters that follow this command turn the cursor and each layered screen on or off individually, and
select the cursor blink rate and screen flashing rate. Setting a blink rate and flashing rate makes area flashing
possible (i.e., flashing one entire line) instead of flashing just one character by means of cursor display.
<Indirect mode><Direct mode>
MSBLSB
D7D6D5D4D3D2D1D0
C
01011000
FP5FP4FP3FP2FP1FP0FC1FC0
P1
●C
D0: Disables entire screen display.
1: Restores entire screen display.
Note: Parameter D (to disable entire screen display) has priority over parameter FP.
Note: When the entire screen display is disabled (D=0), po wer to the panel is off (YDIS
= 0 level) and the panel timing signal is off.
[Parameter P1]
●FCSelects turning the cursor on or off and defines a blink rate.
FC1, FC0Cursor display
00
01
10
11
OFF (blank)
Blinking off
ON
Blink at fFR/32 Hz (approx. 2 Hz)
Blink at fFR/64 Hz (approx. 1 Hz)
Cusor blink on/off ratio
ON : OFF = 7 : 3
AddressRegister name
0x8009
0x800A
r_DispOnOff
bit0 : DispOn
r_P1_DispOnOff
bit7-2 : FP5-FP0
bit1-0 : FC1-FC0
Note: As the MWRITE command always enab les the cursor, the cursor position can be
checked, even when performing consecutive writes to display memory while the
cursor is flashing.
S1D13700Technical ManualEPSON25
Page 31
3: COMMANDS AND COMMAND REGISTERS
Note: To display the cursor in direct interface mode, read or write data to the frame
buffer. This action causes the cursor to move automatically to that position.
●FP
FP1, FP0
FP3, FP2
FP5, FP4
00
01
10
11
First screen block (SAD1)
Second screen block (SAD2, SAD4) Note
Third screen block (SAD3)
Screen display off (blank)
Screen flashing off
Display on
Flash at fFR/32 Hz (approx. 2 Hz)
Flash at fFR/4 Hz (approx. 15 Hz)
Screen flashing on/off ratio
ON:OFF = 7:3
Note: Although SAD4 is assumed when W/S = 1, the screens specified by SAD2 and
SAD4 cannot be made to flash independently of each other due to simultaneous
control by parameters FP2 and FP3.
26EPSONS1D13700 Technical Manual
Page 32
3: COMMANDS AND COMMAND REGISTERS
SCROLL
●CDefines the scroll start address (SAD) and number of lines per block to be scrolled (SL).
Parameters P1 through P10 can be omitted when not required. Howev er, the parameters must be
set sequentially as shown below.
<Indirect mode><Direct mode>
MSBLSB
D7D6D5D4D3D2D1D0
C
P1
P2
P3
P4
P5
P6
P7
01000100
A7A6A5A4A3A2A1A0
(SAD1L)
A15A14A13A12A11A10A9A8
(SAD1H)
L7L6L5L4L3L2L1L0
A7A6A5A4A3A2A1A0
(SAD2L)
A15A14A13A12A11A10A9A8
(SAD2H)
L7L6L5L4L3L2L1L0
A7A6A5A4A3A2A1A0
(SAD3L)
(SL1)
(SL2)
Address
––
0x800B
0x800C
0x800D
0x800E
0x800F
0x8010
0x8011
Register name
r_P1_Scroll
bit7-0 : A7-A0
r_P2_Scroll
bit7-0 : A15-A8
r_P3_Scroll
bit7-0 : L7-L0
r_P4_Scroll
bit7-0 : A7-A0
r_P5_Scroll
bit7-0 : A15-A8
r_P6_Scroll
bit7-0 : L7-L0
r_P7_Scroll
bit7-0 : A7-A0
P8
A15A14A13A12A11A10A9A8
P9
A7A6A5A4A3A2A1A0
A15A14A13A12A11A10A9A8
P10
(SAD3H)
(SAD4L) Note
(SAD4H)
Note
0x8012
0x8013
0x8014
r_P8_Scroll
bit7-0 : A15-A8
r_P9_Scroll
bit7-0 : A7-A0
r_P10_Scroll
bit7-0 : A15-A8
Note: Parameters P9 and P10 must be set only when the dual-screen drive method (W/S = 1)
and two-layered configuration are selected. SAD4 defines the four th screen block display
start address.
S1D13700Technical ManualEPSON27
Page 33
3: COMMANDS AND COMMAND REGISTERS
HEX
L7 L6 L5 L4 L3 L2 L1 L0
00
00000000
01
00000001
•
••••••••
•
••••••••
7F
01111111
•
••••••••
•
••••••••
FE
11111110
FF
11111111
BIN
Number of lines
[SL]
1
2
•
•
128
•
•
255
256
The next page shows the relationship between display modes and SAD and SL.
28EPSONS1D13700 Technical Manual
Page 34
[Display modes]
3: COMMANDS AND COMMAND REGISTERS
W/S
OV
DM2, 1
0
0
00
W/S
OV
DM2, 1
First layerSecond layer
First screen block
Second screen block
Third screen block
(split)
SAD1
SL1
SAD3 Note 1
When not using split screens, set both SL1 and SL2 to L/F + 1.
<Example of screen configuration>
Note 3
SAD2
SAD1
SL1
SAD3
First layerSecond layer
First screen block
Second screen block
Third screen block
(split)
SAD1
SL1
SAD3 Note 1
When not using split screens, set both SL1 and SL2 to L/F + 1.
Second screen block
(graphics)
First screen block
(text)
Third screen block
(text)
SAD2
SL2
G2
SL2
L2
L1
SAD2
SL2
<Example of screen configuration>
Note 3
0
0
SAD2
SAD1
01
SL1
SAD3
S1D13700Technical ManualEPSON29
Second screen block
(graphics)
First screen block
(graphics)
Third screen block
(text)
G2
SL2
L2
L1
Page 35
3: COMMANDS AND COMMAND REGISTERS
W/S
OV
DM2, 1
0
0
10
W/S
OV
DM2, 1
First layerSecond layer
First screen block
Second screen block
Third screen block
(split)
SAD1
SL1
SAD3 Note 1
When not using split screens, set both SL1 and SL2 to L/F + 1.
<Example of screen configuration>
Note 3
SAD2
SAD1
SL1
SAD3
First layerSecond layer
First screen block
Second screen block
Third screen block
(split)
SAD1
SL1
SAD3 Note 1
SL1 ≤ SL2
Second screen block
(graphics)
First screen block
(text)
Third screen block
(graphics)
SAD2
SL2
G2
SL2
L2
L1
SAD2
SL2
<Example of screen configuration>
Note 3
0
0
11
SAD1
SAD3
SAD2
SL1
Second screen block
(graphics)
First screen block
(graphics)
Third screen block
(graphics)
G2
SL2
L2
L1
30EPSONS1D13700 Technical Manual
Page 36
3: COMMANDS AND COMMAND REGISTERS
W/S
OV
DM2, 1
0
0
11
W/S
OV
DM2, 1
1
0
00
First layerSecond layer
First screen block
Second screen block
Third screen block
(split)
SAD1
SL1
SAD3 Note 1
SL1 > SL2
<Example of screen configuration>
Note 3
SAD2
SAD1
SL1
SAD3
Second screen block
(graphics)
First screen block
(graphics)
Blank
First layerSecond layer
Upper screen
SAD1
SL1
Lower screenSAD3 Note 2SAD4 Note 2
<Example of screen configuration>
Note 3
SAD2
SAD1
SL1
SAD3
Second screen block
(graphics)
First screen block
(text)
Third screen block
(text)
SAD2
SL2
SL2
G2
Third screen block
(graphics)
L2
L1
SAD2
SL2
G2
Fourth screen block
(graphics)
G4
(SAD4)
L2
L1
S1D13700Technical ManualEPSON31
Page 37
3: COMMANDS AND COMMAND REGISTERS
W/S
OV
DM2, 1
1
0
01
W/S
OV
DM2, 1
1
0
10
First layerSecond layer
Upper screen
SAD1
SL1
Lower screenSAD3 Note 2SAD4 Note 2
<Example of screen configuration>
Note 3
SAD2
SAD1
SL1
SAD3
Second screen block
(graphics)
First screen block
(graphics)
Third screen block
(text)
First layerSecond layer
Upper screen
SAD1
SL1
Lower screenSAD3 Note 2SAD4 Note 2
<Example of screen configuration>
Note 3
SAD2
SAD1
SL1
SAD3
Second screen block
(graphics)
First screen block
(text)
Third screen block
(graphics)
SAD2
SL2
G2
Fourth screen block
(graphics)
G4
(SAD4)
L2
L1
SAD2
SL2
G2
Fourth screen block
(graphics)
G4
(SAD4)
L2
L1
32EPSONS1D13700 Technical Manual
Page 38
3: COMMANDS AND COMMAND REGISTERS
W/S
OV
DM2, 1
1
0
11
W/S
OV
DM2, 1
0
1
11
First layerSecond layer
Upper screen
SAD1
SL1
Lower screenSAD3 Note 2SAD4 Note 2
<Example of screen configuration>
Note 3
SAD2
SAD1
SL1
SAD3
Second screen block
(graphics)
First screen block
(graphics)
Third screen block
(graphics)
First layerSecond layerThird layer
Three-layer composition
SAD1
SL1
SAD2
SL2
<Example of screen
configuration>
Note 3
SAD1
SAD2
SL1
SAD3
First screen block
(graphics)
Second screen block (graphics)
Third screen block (graphics)
SAD2
SL2
G2
Fourth screen block
(graphics)
G4
(SAD4)
L2
L1
SAD3
G3
G2
SL2
L3
L2
L1
Note 1: SAD3 is added to SL1 or SL2 (whichever has the fewest lines).
Note 2: Parameters corresponding to SL3 and SL4 are determined by L/F, and thus
need not be set.
Note 3: When W/S = 1, the differences between SL1 and (L/F) / 2 and between SL2 and
Defines the size and shape of the cursor displayed.
Although the cursor is normally used in text display mode, the S1D13700 can also display the cursor in
graphic display mode to display kanji and other special characters.
<Indirect mode><Direct mode>
MSBLSB
D7D6D5D4D3D2D1D0
C
01011101
P1
P2
0000X3X2X1X0
CM0 0 0 Y3Y2Y1Y0
Address
Register name
––
0x8015
r_P1_CsrForm
bit3-0 : CRX3-CRX0
0x8016
r_P2_CsrForm
bit7 : CM
bit3-0 : CRX3-CRX0
34EPSONS1D13700 Technical Manual
Page 40
3: COMMANDS AND COMMAND REGISTERS
[Parameter P1]
CRXDefines the size of the cursor in the X direction by the number of dots counted from the
●
character origin. Always make sure that CRX ≤ FX.
HEX
0
1
•
4
•
E
F
BIN
X3 X2 X1 X0
0000
0001
••••
0100
••••
1110
1111
Number of dots
[CRX]
1
2
•
5
•
15
16
[Parameter P2]
●
CRYDefines the display line position of an underscored cursor in a character field by the number of
dots counted from the character origin, or the size of a block cursor in the Y direction by the
number of dots counted from the character origin.
HEX
0
1
•
8
•
E
F
●
CMDefines the cursor shape.
BIN
Y3 Y2 Y1 Y0
0000
0001
••••
1000
••••
1110
1111
Number of dots
[CRX]
Illegal
2
•
9
•
15
16
Character origin
S1D13700
Technical Manual
CM 0: Underscore cursor
1: Block cursor
The S1D13700 allows CM to be set to either 0 or 1 on
the graphic display screen. If CRY < FY when CM is
set to 1 on the text display screen, the set value of FY has priority.
EPSON
[CRX] = 5 dots
[CRY] = 9 dots
CM = 0
35
Page 41
3: COMMANDS AND COMMAND REGISTERS
CSRDIR
●CSpecifies the direction in which the cursor address counter is automatically shifted. When
horizontal screen movement is specified, the cursor address is shifted –1 or +1 by the
S1D13700 internal arithmetic/logic circuit. When vertical screen movement is specified, the
cursor address is made to jump as many as the number of memory addresses defined by the
address pitch (AP). Therefore, when accessing display memory successively in a given
direction, it is only necessary to set the start address first. Then the cursor address need not be
set by the MPU from the next data on.
<Indirect mode><Direct mode>
MSBLSB
AddressRegister name
D7D6D5D4D3D2D1D0
C
010011CD1 CD2
0x8017
r_P1_CsrDir
bit1-0 : CD1-CD2
10
-AP
+1
0001
+AP
11
HEX
4C
4D
4E
4F
BIN
CD1 CD2
00
01
10
11
Shift direction
Right
Left
Up
Down
-1
Note:Because the cursor moves in address units even if FX ≥ 9, the cursor address must be
preset for movement in character units. (See Section 4.1.4 “Cursor” on page 61.
OVLAY
●C Specifies the method of composing layered screens and text or graphic display mode for each
screen.
<Indirect mode><Direct mode>
MSBLSB
Address
Register name
D7D6D5D4D3D2D1D0
C
P1
01011011
000OVDM2 DM1 MX1 MX0
––
0x8018
r_P1_OvLay
bit4 : OV
bit3-2 : DM2-DM1
bit4 : MX1-MX0
36EPSONS1D13700 Technical Manual
Page 42
3: COMMANDS AND COMMAND REGISTERS
[Parameter P1]
●MX0Specifies the method of composing layered screens.
●MX1Selects the method of screen composition from OR, AND, Exclusive OR, and Prioritized OR as
listed in the table below. Because screens are composed in units of layers, different composition
methods cannot be used for individual screen blocks, even if a layer is divided into two screen
blocks.
Prioritized OR is the same as simple OR unless the flashing of individual screens is used in
combination with it.
MX1 MX0Composition methodApplication example
00L1 ∪ L2 ∪ L3Simple overlay (OR)
01
10(L1 ∩ L2) ∪ L3Selective overlay (AND)
11L1 > L2 > L3
(L1
⊕ L2) ∪ L3
Black & white reverse overlay
(EOR)
Prioritized overlay
(As in Figure 3-4)
Note:L1: First layer (text or graphics)
L2: Second layer (graphics only)
L3: Third layer (graphics only)
Underlining, rules, mixed text, and graphic
display
Characters in inverse video, area flashing,
underlining
Simple animation, three-dimensional
appearance
Note
Figure 3-3 Example of screen compositions
Note:L1: Not flashing
L2: Flashing at 17 Hz (as specified by DISP ON/OFF command)
L3: Flashing at 2 Hz
S1D13700Technical ManualEPSON37
Page 43
3: COMMANDS AND COMMAND REGISTERS
The table below shows the relationship between L and FP when MX = 11b.
●DM1Specifies the display mode of the first screen block.
●DM2Specifies the display mode of the third screen block.
DM1 (block1) 0: Text mode
1: Graphic mode
DM2 (block3) 0: Text mode
1: Graphic mode
Note: The second and fourth screen blocks are limited to graphics mode.
●OVSpecifies a two-layer or three-layer composition in graphics mode.
OV 0: Tow-layer composition
1: Three-layer composition
Note: Set OV = 0 for mixed text and graphics mode. When three-layer composition is
specified, both the first and third screen blocks should be set to the graphics
mode. (OV, DM2, DM1) = (1, 1, 1)
CGRAM ADR
●CDefines the offset address of CG RAM in the display memory space.
<Indirect mode><Direct mode>
MSBLSB
D7D6D5D4D3D2D1D0
C
01011100
A7A6A5A4A3A2A1A0
P1
(SAGL)
P2
A14A13A12A11A10A9A8
(SAGH)
Note: For details on how to define CG RAM, see Section 4.1.2 “Character Generator
(CG)” on page 47.
Address
––
0x8019
0x801A
Register name
r_P1_CGRAMAdr
bit7-0 : A7-A0
r_P2_CGRAMAdr
bit7-0 : A15-A8
40EPSONS1D13700 Technical Manual
Page 46
3: COMMANDS AND COMMAND REGISTERS
HDOT SCR
Although the screen can be scrolled left or right only in units of characters using the SCROLL command
alone, the combined use of this command allows the screen to be scrolled in units of dots. The scrolling on
individual layers, however, cannot be controlled.
This command defines the number of dots to be shifted from the character origin.
<Indirect mode><Direct mode>
MSBLSB
D7D6D5D4D3D2D1D0
C
01011010
00000D2D1D0
P1
Address
––
0x801B
Register name
r_P1_HDotScr
bit2-0 : D2-D0
[Parameter P1]
●D0 – D2The C/R value must be set to one more than the number of display characters before using
HDOT SCR to scroll the screen in units of dots. Smooth scrolling (dotwise scrolling) is possible
when the MPU resends the HDOT SCR command to the S1D13700 at given time intervals for
setting the number of dots to be shifted from the character origin.
HEX
00
01
02
•
•
06
07
BIN
D2 D1 D0
000
001
010
•••
•••
110
111
Number of dots to
be shifted
0
1
2
•
•
6
7
M
A
B
A
Z
B
X
Y
: Shifted M dots to the left
(M increment)
: Fixed position M = 0 dots
N = 0 dots
Z
A
B
Screen
X
: Shifted N dots to the right
Y
(N decrement)
N
Note: See Section 4.1.7 “Scrolling” on page 65, for more information about this
function.
S1D13700Technical ManualEPSON41
Page 47
3: COMMANDS AND COMMAND REGISTERS
GRAY SCALE
This command sets up grayscale display mode.
<Indirect mode><Direct mode>
MSBLSB
D7D6D5D4D3D2D1D0
C
01100000
P1
000000D1D0
[Parameter P1]
●D0 – D1Specify the depth of grayscale.
HEX
00
01
02
03
Note: For grayscale display, text and graphic mode overlays are inhibited.
BIN
D2 D1
00
01
10
11
Grayscale depth
1bpp
2bpp
4bpp
reserved
Address
Register name
––
0x8020
r_P1_GrayScale
bit1-0 : D1-D0
42EPSONS1D13700 Technical Manual
Page 48
3.3.3Drawing Control Commands
CSRW
●C This command is used to write the cursor address to the cursor register. Because the S1D13700
has only one address input bit, only two addresses in the address space of the MPU can be
specified at a time. Therefore, the MPU cannot directly access display memory. To compensate
for this inconvenience, the S1D13700 has a 16-bit cursor register that serves the purpose of
MPU addresses.
<Indirect mode><Direct mode>
3: COMMANDS AND COMMAND REGISTERS
MSBLSB
D7D6D5D4D3D2D1D0
C
01000110
A7A6A5A4A3A2A1A0
P1
(CSRL)
A15A14A13A12A11A10A9A8
P2
(CSRH)
Address
––
0x801C
0x801D
Register name
r_P1_CSRW
bit7-0 : A7-A0
r_P2_CSRW
bit7-0 : A15-A8
The cursor address is set in the S1D13700 before display memory (VRAM, CG RAM, or CG
ROM) is automatically accessed. If this address is not set, display starts from the address set last
or an automatically shifted address. (The cursor address register can only be modified by other
than the CSRW command by executing a memory control command.)
The cursor address is not affected by scrolling display because it is managed by the absolute
display memory addresses fixed in hardware. Note also that the cursor address points to the
absolute display memory address where data for the origin part of the character field is stored.
CSRR
●C This command is used to read a cursor address from the cursor register.When this command is
written to the S1D13700, the low-order byte of the cursor address (CSRL) is set in the output
buffer. Therefore, the high-order byte of the cursor address (CSRH) also can be read out by
entering the RD signal following this command.
<Indirect mode><Direct mode>
MSBLSB
D7D6D5D4D3D2D1D0
C
P1
P2
01000110
A7A6A5A4A3A2A1A0
(CSRL) Note
A15A14A13A12A11A10A9A8
(CSRH)
Note
Address
––
0x801E
0x801F
Register name
r_P1_CSRR
bit7-0 : A7-A0
r_P2_CSRR
bit7-0 : A15-A8
Note:This is the read data.
S1D13700Technical ManualEPSON43
Page 49
3: COMMANDS AND COMMAND REGISTERS
3.3.4Memory Control Commands
MWRITE
This command is used by the MPU to place the S1D13700 in the data input state before writing data to
display memory. Each time the WR# signal is input following this command, the S1D13700 automatically
modifies the cursor address at which to write display memory according to the CSRDIR value. This allows the
MPU to write two or more consecutive items of data to display memory.
MSBLSB
C
P1
P2
01000010
Pn
P1, P2, ..., Pn: Display data
n ≥ 1
MREAD
This command is used to place the S1D13700 in the data output state and store the contents of display
memory (specified by the cursor address) in the data bus buffer before reading data from display memory.
Each time the RD# signal is input following this command, the read cursor address of display memory is
automatically modified according to the CSRDIR value, and read data is stored in the data bus buf fer. Because
the command is executed in a manner similar to pipelined processing, high-speed readout limited only by the
MPU cycle time is possible.
When the cursor is displayed, the read data and cursor positions do not match (with the cursor two positions
ahead).
MSBLSB
C
P1
P2
01000011
Read
data
Pn
44EPSONS1D13700 Technical Manual
n ≥ 1
Page 50
4FUNCTION DESCRIPTION
4.1Display Functions
4.1.1Screen Management
(1) Character configuration
The S1D13700 can display characters using a row-scanning type of character generator that defines
character patterns in the fourth quadrant with respect to the character origin as shown below. Although the
character generator used determines the size of the character font area, the size of the character field can be
varied in both the X and Y directions.
4: FUNCTION DESCRIPTION
Character origin
FY
Figure 4-1 Character display ([FX] ≤ 8 dots)Figure 4-2 Example of character generator definition
Character font area: An area in which the character pattern is drawn
Character field: Character font area + space
T o alter the character field, lea v e an y portions other than the character font area set to 0 and increase FX or
FY to enlarge the size of space as desired.
S1D13700Technical ManualEPSON45
Page 51
4: FUNCTION DESCRIPTION
Even when one character requires two or more memory addresses, the character field can be set to any
desired size.
FY
Note 1
FX
Portion not displayed
on the screen
Character
font area
16 dots
Space
Portion not
displayed
on the screen
8 dots8 dots
SpaceCharacter font area
Figure 4-3 Example of character configuration consisting of two or more memory addresses (when [FX] = 9)
Note 1: The S1D13700 does not automatically insert character spaces. If the character field is great-
er than or equal to 9 dots, two memory addresses are required to configure one character
even when the character font area may be within 8 dots.
46EPSONS1D13700 Technical Manual
Page 52
4.1.2Character Generator (CG)
(1) Features of each character generator
1 Internal character generator
The internal character generator is effective for a minimum display system consisting of the
S1D13700, display memory (data RAM), LCD unit, single-chip MPU, and a power supply. Moreover,
because the internal character generator includes CMOS mask ROM, it is very adv antageous when lo w
power consumption is desired.
●Character font
• 5 x 7 dots (See Section 4.4.1 “Character Fonts (Internal CG)” on page 81.)
●Number of characters
• JIS-compliant 160 characters
●Combined use with CG RAM possible (up to 64 characters)
●Processing of the character field space part
The S1D13700 automatically sets spaces in the range of 8 x 16 dots maximum.
2 CG RAM
CG RAM as a graphic generator allows any desired character font to be defined by the user. Moreover ,
because the MPU can alter address mapping in the display memory space can be altered as required,
unused portions of display memory can be effectively utilized.
4: FUNCTION DESCRIPTION
●Character font
• 8 x 8 dots maximum <M2 = 0>
• 8 x 16 dots maximum <M2 = 1>
●Number of characters
• Up to 64 characters when used in combination with CG ROM
• Up to 256 characters when used only in F000H to FFFFH
●Defined area of CG RAM in the display memory space
• CG RAM (maximum 64 characters) that can be used in combination with CG ROM can be allocated to any desired contiguous addresses.
• CG RAM (maximum 65 characters or more) that cannot be used in combination with CG ROM
must be allocated to fixed addresses F000H through FFFFH. When 193 characters or more must
be defined in this fixed address area, set SAG = F000H and M1 = 0.
(2) Concept of how character generator banks are set
Because the character codes handled by the S1D13700 consist of 8 bits, the number of discrete characters
that can be displayed simultaneously is limited to a maximum of 256. The CGRAM ADR command can
be used to switch banks, however, thus extending the number of usable characters as shown below.
CG RAM n
CG RAM 3
CG RAM 2
CG RAM n
CG RAM 3
CG RAM 2
Basic CG space
(8 x 16 pixels x 256
characters max)
MO=0
MO=1
CG ROM
(5 x 7 pixels x 160
characters max)
CG RAM
(8 x 16 pixels x 64cha)
CG RAM
(8 x 16 pixels x 256
characters max)
SAG
SAG
CG RAM 1
CG RAM 1
S1D13700Technical ManualEPSON47
Page 53
4: FUNCTION DESCRIPTION
Note: Up to 64 characters can be used in one bank when used in combination with CG ROM.
When using only CG RAM, up to 256 characters can be used in one bank. Also note that
the relationship between CG patterns and character codes changes when banks are
switched over.
(3) Method of determining the CG address
The addition shown below is performed to generate CG RAM addresses. Therefore, note that CG RAM
data is not mapped from addresses set in the SAG register to the VRAM space, but are mapped based on
the SAG + character code + row select address.
1When number of lines that comprise the character font is equal to or less than 8 (M2 = 0, M1 = 0)
Note: 1.Line count l ... when character font consists of 8 lines or less
Line count 2 ... when character font consists of 9 lines or more
3When M1 = 1
For the character codes defined in CG RAM2, the S1D13700 automatically changes the D6 bit in the
character code from 1 to 0. This ensures that the data storage area in CG RAM corresponds to
48EPSONS1D13700 Technical Manual
Page 54
4: FUNCTION DESCRIPTION
contiguous addresses in the display memory space. Therefore, the CG RAM addresses to which to
write data must be calculated as follows:
• Add addresses the same way as described above (M1 = 0).
• Change bit D6 in one character code from 1 to 0 when adding addresses.
Example of CG RAM definition (method of storing data) (See Figure 4-9 “Example of display
memory mapping” on page 63.)
●Conditions
• The pattern to define: Pattern A (8 x 16 dots per font) shown in Figure 4-1 “Character display
([FX] ≤ 8 dots)” on page 45.
• Start address of the CG RAM table: 4800H
• Character code of defined pattern: 80H (first character code in CG RAM area)
Set SAG after calculating it by performing the method of CG RAM
address calculation in reverse.
Shift to the right
CG RAM area from 4800H
Write data for row 0
Write data for row 1
Write data for row 2
Write data for row 3
Write data for row 4
Write data for row 5
Write data for row 6
Write data for row 7
Write data for row 8
Write data for row 15
S1D13700Technical ManualEPSON49
Page 55
4: FUNCTION DESCRIPTION
4.1.3Screen Configuration
(1) Screen configuration
The basic screen configuration of the S1D13700 consists of a text or graphics screen and an overlapping
graphics screen. The graphics screen uses at least eight times as much display memory as the text screen.
Figure 4-4 schematically shows the relationship between the virtual and physical screens.
0000H
A/P
C/R
Character
table
0800H
07FFH
Graphics
table
47FFH
(XM, 0)
(XW, YM)
(XM, YM)
(0, YM)
Display
screen
(X, Y)
Y
(0, 0)
X
Figure 4-4 Relationship between virtual and physical screens
(2) Display address incrementation
The S1D13700 sequentially increments the display address in the X direction from the screen origin
(home position) in the same way as a raster scan CRT. When the display address is incremented until the
number of addresses equals C/R, one line of data is read from display memory. Next, to read the second
line of data when in graphics mode, the S1D13700 starts from the address incremented by the distance
equal to the address pitch (AP) from the address of the screen origin (SAD), then repeats the same
operation as described above for the first line.
Conversely, in text mode the S1D13700 repeats the same operation as described above for the first line
until the display address for one character is completed. (Character code is read from the same area, and
data is read out in order of R0–R15 of the character generator.) (See Figure 4-2 “Example of character
generator definition” on page 45.)
The basic read cycle of display memory in the S1D13700 varies with the clock divide ratios set, as shown
below.
When the display clock frequency divide ratio = 1/4, display data is output every 8 system clock periods.
When the display clock frequency divide ratio = 1/8, display data is output every 16 system clock periods.
When the display clock frequency divide ratio = 1/16, display data is output every 32 system clock
periods.
1-frame period
Display Data
Figure 4-5 Basic read cycle of display memory
Display period
TC/R
C/R
Line
1
2
3
[L/F]
0
0
0
0
Frequency division
adjustment period
R
R
R
R
LP
Figure 4-6 Relationship between TC/R and C/R
60EPSONS1D13700 Technical Manual
Page 66
4.1.4Cursor
(1) Cursor register function
The cursor register in the S1D13700 serves dual purposes as a cursor address register required to display
the cursor on the screen, and as an address pointer to be referenced when accessing display memory.
Cursor register
To access any display memory area other than the screen while displaying the cursor, the cursor address
must be preset before attempting such access and restored to the previous value after access is completed.
Note: The cursor will disappear if the cursor address is moved to any area other than the screen
(2) Direction of cursor movement
The cursor address is automatically shifted in the specified direction from the value preset by a memory
control command.
(3) Cursor display layer
Although the S1D13700 can display up to three overlaid layers, the cursor can be displayed in only one of
those layers. In other words, the cursor-attribute layer (or layer in which the cursor can be displayed) is:
4: FUNCTION DESCRIPTION
Cursor display address register
Address pointer
for more than several 100 ms.
First layer (L1) during two-layer composition, or
Third layer (L3) during three-layer composition.
The cursor will not appear if moved to other than those cursor-attribute layers. If the cursor must be
displayed, change the layers or move the cursor-attribute layer to the cursor address location.
Although the cursor is generally displayed in text mode, the S1D13700 can also display a dummy cursor
in graphics mode. This is accomplished by using the graphics screen as a display plane while not
displaying the text screen, but using it to only generate addresses for cursor control.
Example: DISP ON/OFF
D =1
FC1 = 0
FC0 = 1
Cursor ON
FP1 = 0
FP0 = 0
First screen block (text screen) OFF
FP3 = 0
FP2 = 1
Second screen block (graphics screen) ON
S1D13700Technical ManualEPSON61
Page 67
4: FUNCTION DESCRIPTION
4.1.5Relationship between Display Memory and Screens
The display memory of the S1D13700 may be used as a virtual screen of greater width than the physical size
of the LCD panel address range (C/R). One layer of the S1D13700 may be considered a window through
which to look at the part of display memory that comprises a virtual screen. This window can be divided into
two blocks that may correspond to independent areas on the virtual screen. Therefore, it is possible to use one
block as a dynamically scrollable data area and the other as a stationary message area. (See Figures 4-7 and 4-
8.)
Screen
SAD1
First screen
SAD2
Second screen
SAD1
First screen block
SAD3
Third screen block
SAD2
Second screen
SAD2
SAD1
Third screen block
[W/S = 0]
block
L1
block
L2
L1
block
L2
SAD3
Third screen block
Second screen block
L1
L2
L3
SAD1
SAD3
SAD3
SAD3
SAD1
SAD2
C/R
C1
C3
SAD2
SAD4
SAD2
C/R
G3
C/R
C3
SAD1
AP
C/R
C/R
G2
G2
G4
C/R
CG RAM
C/R
G2
C/R
G1
Screen
SAD1
First screen block
SAD3
Third screen block
SAD2
Second screen block
SAD4
Fourth screen block
[W/S = 1]
L1
L2
Figure 4-7 Relationship between display memory and screens
Determine the character field size in the X direction [FX] from the number of dots in the X direction of
display [VD] and the number of characters in the X direction [VC].
[VD] / [VC] ≤ [FX]
The brackets [ ] denote an integral value beginning with 1, and [FX] indicates the number of dots.
(2) Determining C/R
Next, determine a value for [C/R] from the values of [VC] and [FX].
[C/R] = | [FX] / 8 | rounded up x [VC]
Note: [C/R] indicates the number of characters obtained in units of addresses.
(3) Determining TC/R
TC/R must maintain the relationship [TC/R] ≥ [C/R] + 4.
(4) Relationship between f
OSC
and f
FR
Once TC/R has been determined, the lower-limit value of the oscillation frequency (f
from the equation below because the frame frequency (f
predetermined.
f
≥ {[TC/R] x 9 + 1} x [L/F] x f
OSC
Note: 1. If standard crystals close to f
ate f
value for crystals with higher oscillation frequencies than the obtained value. To
OSC
do so, reverse the calculation of the [TC/R] value in the equation above.
2. For the f
value of Epson LCD units, refer to the LCD unit specifications.
FR
(5) Symptoms observed when TC/R is set incorrectly
• Scanning of display in the Y direction stops, with horizontal lines displayed in high contrast.
• All pixels go on or go off.
• The LP pin output signal is incomplete or inactive.
• The display of graphics or text becomes unstable.
Should any of the symptoms above be observed, even though the S1D13700’s other signals connected to
the LCD unit are normal, check whether the TC/R value is correct. If the TC/R value is the cause of the
problem, simply set a larger TC/R value to restore normal operation.
Note: 1. Because the number of display dots varies with each LCD unit, there will be some frac-
tional display dots depending on the value set f or FX. In such case, the S1D13700 automatically blanks fractional parts at the right edge of the panel, and thus eliminates the
need to manipulate display memory for adjustment.
2. Calculations are made assuming f
64EPSONS1D13700 Technical Manual
= 60 Hz.
FR
Page 70
4.1.7Scrolling
The MPU dynamically rewrites the scroll address registers (SAD1–SAD4) that provide the read start address
in the S1D13700’s display memory, thereby allowing various scroll modes to be set. In this case, the MPU
manages all operations to execute scrolling, select scroll mode, and set a scroll rate.
(1) Intra-page scrolling
This refers to a mode of scroll operation whereby scrolling is performed within display memory space
equivalent to one screen.
All lines are scrolled one line up and the bottom line is deleted as shown below. Since the S1D13700 does
not automatically delete the bottom line, the MPU must rewrite the scroll address registers and
simultaneously write blank data to the S1D13700.
4: FUNCTION DESCRIPTION
Before scrolling
After scrolling
<Screen>
ABC
WXYZ789
WXYZ789
Blank
SAD1
SAD3
SAD1
<Display memory>
AP
C/R
ABC
WXYZ789
Cleared
WXYZ789
(2) Inter-page scrolling and page switching
Scrolling between pages and page switching can be performed only when display memory has more than
one-screen equivalent capacity.
S1D13700Technical ManualEPSON65
Page 71
4: FUNCTION DESCRIPTION
(3) Scrolling in the X direction
This refers to scrolling display in the X direction one character at a time, regardless of display memory
size.
Before scrolling
<Screen><Display memory>
ABC
123
XYZ
SAD1
ABC
123
XYZ
AP
C/R
After scrolling
BC
23
XYZ1
SAD1
ABC
123
XYZ
(4) Omnidirectional scrolling
This mode of scrolling is available when display memory has ample capacity larger than one screen in
both the X and Y directions. Although display is normally scrolled one character at a time, the HDO T SCR
command can be used to scroll display in the X direction one dot at a time.
Note 1
<Screen><Display memory>
AP
BC
Before scrolling
EFG
TUV
12
ABC
EFG
TUV
1234
C/R
567
89
FG
After scrolling
TUV
1234
56
ABC
EFG
TUV
1234
567
89
(5) Scroll units
Y directionX direction
Text modeCharactersDots or characters
Graphics modeDotsDots
Note 2
Note 1: Omnidirectional scrolling in units of dots is possible by using the SCROLL and HDOT
SCR commands in combination.
Note 2: On a split screen, individual screen blocks cannot be independently scrolled in the X
direction in dot units.
66EPSONS1D13700 Technical Manual
Page 72
4: FUNCTION DESCRIPTION
(6) Dotwise scrolling in the X direction (HDOT SCR)
Figure 4-10 shows the relationship between commands and display when a display pattern is smoothly
scrolled to the left. In this case, the screen (window) moves to the right on a virtual screen. Therefore, the
MPU only needs to sequentially increment the value of the HDOT SCR command parameter (number of
dots to be shifted) without modifying the display start address (SAD) in the S1D13700 to shift display
leftward one dot at a time. Then when display has been dot-shifted a distance equal to the character field,
the MPU should reset the value of the HDOT SCR command parameter to 00H and simultaneously
increment SAD by one address. Thus, smooth scrolling in the X direction is possible by performing this
series of operations at appropriate time intervals.
To scroll the display pattern to the right, change the display dot address by reversing the order above.
Should the window reach either edge of the virtual screen, use the MPU to manage the screen. Note that
when smooth scrolling continues, the screen is not affected.
Also note that when scrolling display dotwise in the X direction using the HDOT SCR command, scrolling
cannot be controlled separately in each layer because all layers are scrolled at the same time.
SAD = SAD
SAD = SAD + 1
HDOT SCR
parameter value
P1 = 00H
P1 = 01H
P1 = 02H
P1 = 03H
P1 = 07H
P1 = 00H
Off the screenScreen
Figure 4-10 Example of using HDOT SCR ([FX] = 8)
SAD SAD+1 SAD+2
Enlarged view
AP
Screen
C/R
Virtual screen
Note: Because the speed at which the LCD responds to instructions varies with temperature,
smooth scrolling at low temperatures in particular may not easily be recognized.
S1D13700Technical ManualEPSON67
Page 73
4: FUNCTION DESCRIPTION
Error
4.1.8Attribute Display using the Layered Function
The S1D13700 provides a means of increasing the ability of expression on a monochrome liquid crystal
display. More specifically, it uses the OVLAY and DISP ON/OFF commands to display characters in inverse
video, produce halftone menu pads, and flash a given screen area for various highlighting effects as shown
below.
Highlighting effectsMX1 MX0Screen
Inverse
Halftone display
Area flashing display
Rules and underlining00
011
010
000
1
IVIVEPSON
1
1
1
0
11RLRL
EPSON
MEME Yes, No
Yes, No
BLBL
LINE
LINE
First layer,
single screen
Error
LINE
LINE
Second layer,
single screen
Use of the S1D13700’s layered function will efficiently accomplish the highlighting effects above. The
following describes a few examples of using this function to realize highlighting effects. Not all such effects
can be used within the same screen block, however.
(1) Inverse
1 Using the layered function
[Exclusive OR’ing of first layer (text) and second layer (graphics)]
1-1 CSRWWrite turn-on data “1” to the entire graphic area where characters are
CSDIRto be displayed in inverse video.
MWRITE
1-2 OVLAYSpecify an overlay method using the OVALY command so that the first
MX0 = “1”and second layers will be exclusive OR’d.
MX1 = “0”
1-3 DISP ON/OFFTurn display of the first and second layers on using the DISP ON/OFF
FP0= FP2command. → Characters are displayed in inverse video.
= “1”
FP1= FP3
= “0”
68EPSONS1D13700 Technical Manual
Page 74
4: FUNCTION DESCRIPTION
(2) Halftone display
The S1D13700 uses the DISP ON/OFF command’s FP parameter to produce halftone display. This is
accomplished by flashing the screen at 15 Hz. However, because this method of display may cause display
to flicker, characteristics of the LCD module used must be carefully considered.
1 Menu pad display
[OR’ing by the layered function]
OVLAY
P1 = 00HDisable flashing of the first layer and enable flashing of the second
DISP ON/OFFlayer at 17 Hz, then overlay the first and second layers by OR’ing.
P1 = 34H
SAD1SAD2
ABAB
First layerSecond layerScreen
AB
Halftone
2 Graph display
[OR’ing by the layered function]
OVLAY
P1 = 00HDisable flashing of the first layer and enable flashing of the second
DISP ON/OFFlayer at 15 Hz, then overlay the first and second layers by OR’ing.
P1 = 34H
When displaying various data in the form of a graph for comparison purposes, this method of display is
very effective because two types of diagrams distinguishable by differences in contrast can be displayed.
(3) Area flashing
1 For flashing a few characters
Because the S1D13700 has a high-speed interface circuit, alternately rewriting the character and blank
codes from the MPU to flash characters is an appropriate method. In this case, the MPU rewrites
display data at intervals of 0.5 to 1.0 second as regulated by its internal timer.
2 For flashing a large area
Divide the first or second layer into halves with only the area required made to flash at 2 Hz, and
overlay the halved layer blocks by OR’ing.
Scroll
DISP ON/OFF
OVLAY
S1D13700Technical ManualEPSON69
AB
XYZ
AB
XYZ
Page 75
4: FUNCTION DESCRIPTION
4.2Oscillator Circuit
The S1D13700 features a built-in oscillator circuit, with a resonator connected to the XG and XD pins to
generate oscillation. In addition to the crystal resonator, the feedback resistor Rf, drain resistor Rd, and
oscillation capacitors CG and CD must be externally connected to the chip. The RC time constant needed to
produce stable oscillation varies with the crystal resonator used and condition of the board. Determine the
appropriate RC value through careful evaluation.
S1D13700
XCG1
XCD1
Rf
Rd
CG
CD
X’tal
Note:Note that the higher the oscillation frequency, the smaller the CG and CD values.
70EPSONS1D13700 Technical Manual
Page 76
4.3Example of Initial Settings
NoCommandOperation
1Power on
Waits until power supply
2
stabilizes.
3SYSTEM SET
C = 40H
P1 = 38H
Waits at least 3 ms after V
Initializes the S1D13700.
M0 : Internal CG ROM
M1 : CG RAM (up to 32 characters)
M2 : Y-direction character field range (8 lines)
W/S : Dual-screen drive method
IV : Uppermost line not corrected
≥ 4.5 V and external reset are deasserted.
DD
4: FUNCTION DESCRIPTION
8-bit bus interface
LCD unit 320
x240 dot
P2 = 87H
P3 = 07H
P4 = 27FH
P5 = 2DH
P6 = EFH
P7 = 28H
P8 = 00H
4SCROLL
C = 44H
P1 = 00H
P2 = 00H
P3 = 7FH
P4 = 00H
P5 = 10H
P6 = 7FH
P7 = 00H
P8 = 04H
P9 = 00H
P10 = 30H
FX : X-direction character field (8 dots)
WF : Two-frame AC drive
FY : Y-direction character field (8 dots)
C/R : Display address range (40 columns per line)
TC/R : Total display address time in X direction (46 addresses per line)
L/F : Number of display lines (240)
AP : Virtual screen size in X direction (41 addresses)
Sets start address of the first screen block to 0000H.
Sets number of display lines in the first screen block to 120.
Sets start address of the second screen block to 1000H.
Sets number of display lines in the second screen block to 120.
Sets start address of the third screen block to 0400H.
Sets start address of the fourth screen block to 3000H.
C = 5AH
P1 = 00HSets number of dots to be shifted in the X direction to 0.
6OVLAY
C = 5BH
P1 = 01H
7DISP ON/OFF
C = 58H
P1 = 56H
8CSRW
C = 46H
P1 = 00H
P2 = 00H
9Clears the first layer
display data.
10Clears the second layer
display data.
11CSR FORM
C = 5DH
P1 = 04H
P2 = 86H
12DISP ON/OFF
C = 59H
MX1, MX0 : Overlaid for inverse display
DM1 : First screen block in text mode
DM2 : Third screen block in text mode
D : Entire screen display disabled
FC1, FC0 : Cursor made to blink at 2 Hz
FP1, FP0 : Display of first screen block turned on
FC3, FP2 : Display of second and fourth screen blocks turned on
FP5, FP4 : Display of third screen block turned on
Sets cursor address to the first screen block’s start address (home position).
Writes 20H (space character code) to memory location corresponding to the first layer (text
screen).
Writes 00H (dot turn-off data) to memory location corresponding to the second layer (graphics
screen).
CRX : Cursor size in X direction (5 dots)
CRY : Cursor size in Y direction (7 dots)
CM : Block cursor
Restores entire screen display.
screen
72EPSONS1D13700 Technical Manual
Page 78
NoCommandOperation
13CSR DIR
C = 4CHSets direction of cursor movement so that the cursor shifts to the right.
Sets space code.
Sets character code for the letter “E.”
Sets character code for the letter “P.”
Sets character code for the letter “S.”
Sets character code for the letter “O.”
Sets character code for the letter “N.”
4: FUNCTION DESCRIPTION
15CSRW
C = 46H
P1 = 00H
P2 = 10H
16CSR DIR
C = 4FH
17MWRITE
C = 42H
P1 = FFH
– –
P9 = FFH
18CSRW
C = 46H
P1 = 01H
P2 = 10H
19MWRITE
C = 42H
P1 = FFH
P9 = FFH
Presets cursor address to the second screen block’s start address.
Sets direction of cursor movement so that the cursor shifts downward.
Fills the left side of displayed letter E with dots by entering character code to 9 lines of the
second screen block that corresponds to the first column on the first line.
Presets the cursor address to address 10001H.
Fills the second screen block that corresponds to the second column on the first line with dots.
S1D13700Technical ManualEPSON73
Page 79
4: FUNCTION DESCRIPTION
NoCommandOperation
20CSRWRepeats steps 18 and 19 until the background screen of the EPSON character string is filled
with dots as shown below.
29MWRITE
Inverse display
30CSRW
C = 46H
Presets the cursor address to the first column on the first line of the third screen block.
P1 = 00H
P2 = 04H
31CSR DIR
C = 4CHSets direction of cursor movement so that the cursor shifts to the right.
Note: 1. When using a power supply with high impedance, a large potential difference between the
chip’s internal power supply voltage and the input voltage may occur, thus making the power
supply susceptible to latch-up. Therefore, pay particular attention to the power supply and its
wiring.
2. All voltage are based on V
SS
= 0V
3. The symbol H*** indicates 5 V-block pins; L*** indicates 3.3 V-block pins.
-0.3 – 7.0V
-0.3 – 4.0V
-0.3 – HVDD + 0.5V
-0.3 – LVDD + 0.5V
-0.3 – HVDD + 0.5V
-0.3 – LVDD + 0.5V
±30mA
-40 – 85°C
-65 – 150°C
Heat resistance rank SE2—
5.2Recommended Operating Conditions
SS
SS
Rated Value
—HIOVDDV
—NIOVDDV
ParameterSymbol
Power Supply Voltage
(High Voltage)
Power Supply Voltage
(Low Voltage)
Core Power Supply
Voltage
Input VoltageHIOVIN—V
Input VoltageNIOVIN—V
Note: 1. The pulse applied to the RESET# pin must be held low for 200 µs or more to be effective.
However, avoid keeping the input pulse active for more than several seconds because the
LCD’s d.c. drive capability may be adversely affected.
2. The VB0–DB7 pins come with a feedback circuit, so that even when input becomes high impedance, the pins retain the state held immediately before. Therefore, input voltage of an intermediate level allows input current to flow to the pin.
* MCLK denotes CLKI or the internally generated system clock.
86EPSONS1D13700 Technical Manual
Page 92
5: SPECIFICATIONS
Gemeric Bus Interface Timing
[VSS = 0V, VDD = 4.5 – 5.5V, Ta = -40 – 85°C]
SymbolParameter
T
f
CLK
CLK
t1
BUS clock frequency—64MHz
BUS clock period1/f
AB [16 : 0] setrup to first CLK rising edge where CS# = 0 and either
RD# = 0 or WR# = 0
t2CS# setup to CLK rising edge9—ns
t3RD#, WR# setup to CLK rising edge9—ns
t4RD#, WR# state change to WAIT# driven low15ns
t5RD# falling edge to DB [15 : 0] driven (ead cycle)3Tc+9ns—Tclk
t6DB [15 : 0] setup to 4th rising CLK edge after CS# = 0 and WR# = 01—T
t7AB [16 : 0], CS# hold from RD#, WR# rising edge8—ns
CS# deasserted to reasserted
t8
- When read
- when Write (next cycle = write cycle)
- when Write (next cycle = read cycle)
2Tclk+8ns
5Tclk+8ns
t9WAIT# rising edge to RD#, WR# rising edge0—ns
WR#, RD# deasserted to reasserted
t10
t11
- When read
- when Write (next cycle = write cycle)
- when Write (next cycle = read cycle)
Rising edge of either RD# or WR# to WAIT# high impedance 0.5
TCLK
2Tclk+8ns
5Tclk+8ns
t12D [15 : 0] hold from WR# rising edge (write cycle)1—ns
t13D [15 : 0] hold from RD# rising edge (read cycle)1—ns
Cycle Length Read
t14
Write (next write cycle)
Write (next read cycle)
Spec
Min.Max.
CLK
—ns
11—ns
1Tclk
—
1Tclk
—
—0.5T
6
7
—T
10
Unit
CLK
ns
ns
ns
ns
ns
ns
CLK
CLK
S1D13700Technical ManualEPSON87
Page 93
5: SPECIFICATIONS
Gemeric Bus Interface Timing
[VSS = 0V, VDD = 3.0 – 3.6V, Ta = -40 – 85°C]
SymbolParameter
T
f
CLK
CLK
BUS clock frequency—64MHz
BUS clock period1/f
AB [16 : 0] setrup to first CLK rising edge where CS# = 0 and either
t1
RD# = 0 or WR# = 0
t2CS# setup to CLK rising edge11—ns
t3RD#, WR# setup to CLK rising edge11—ns
t4RD#, WR# state change to WAIT# driven low17ns
t5RD# falling edge to DB [15 : 0] driven (ead cycle)3Tc+11ns—Tclk
t6DB [15 : 0] setup to 4th rising CLK edge after CS# = 0 and WR# = 01—T
t7AB [16 : 0], CS# hold from RD#, WR# rising edge10—ns
CS# deasserted to reasserted
t8
- When read
- when Write (next cycle = write cycle)
- when Write (next cycle = read cycle)
2Tclk+10ns
5Tclk+10ns
t9WAIT# rising edge to RD#, WR# rising edge0—ns
WR#, RD# deasserted to reasserted
t10
t11
- When read
- when Write (next cycle = write cycle)
- when Write (next cycle = read cycle)
Rising edge of either RD# or WR# to WAIT# high impedance 0.5
TCLK
2Tclk+10ns
5Tclk+10ns
t12D [15 : 0] hold from WR# rising edge (write cycle)1—ns
t13D [15 : 0] hold from RD# rising edge (read cycle)1—ns
Cycle Length Read
t14
Write (next write cycle)
Write (next read cycle)
Spec
Min.Max.
CLK
—ns
12—ns
1Tclk
—
1Tclk
—
—0.5T
6
7
—T
10
Unit
CLK
ns
ns
ns
ns
ns
ns
CLK
CLK
88EPSONS1D13700 Technical Manual
Page 94
5.4.2System Bus Read/write characteristics II (MC68K-series MPU)
T
CLK
MCLK
5: SPECIFICATIONS
AB[16:0], WR
CS#
AS#
RD#
(UDS, LDS)
WAIT#
(DTACK#)
t1
t1
t1
t1
t2
t4
t13
t4
t5 t6
(RD# m6800)
t7
t8
t10 t9
DB[15:0](write)
valid
t12 t3
t1 1
DB[15:0](read)valid
* MCLK denotes CLKI or the internally generated system clock.
S1D13700Technical ManualEPSON89
Page 95
5: SPECIFICATIONS
Motorola M68K#1 Interface Timing
[VSS = 0V, VDD = 4.5 – 5.5V, Ta = -40 – 85°C]
SymbolParameter
T
f
CLK
CLK
BUS clock frequency—64MHz
BUS clock period1/f
AB [16 : 0], WR# (R/W#) and CS# and AS# and RD# (UDS#, LDS#)
t1
setup to first CLK rising edge
t2CS# and AS# asserted to WAIT# (DTACK#) driven17ns
t3RD# = 0 (UDS# = 0 or LDS# = 0) to DB [15 : 0] driven (read cycle)3Tclk+9ns—ns
t4AB [16 : 0], WR# (R/W#) and CS# hold from AS# rising edge0—ns
t5WAIT# (DTACK#) falling edge to RD# (UDS#, LDS#) rising edge1—T
RD# (USD#, LDS#) deasserted high to reasserted low
t6
- When read
- when Write (next cycle = write cycle)
- when Write (next cycle = read cycle)
2Tclk+8ns
5Tclk+8ns
t7CLK rising edge to WAIT# (DTACK#) high impedance—1T
t8AS# rising edge to WAIT# (DTACK#) rising edge312ns
DB [15 : 0] valid to 4th CLK rising edge where CS# = 0, AS# = 0 and
t9
either RD# = 0 (UDS# = 0 or LDS# = 0) (wirte cycle)
t10DB [15 : 0] hold from RD# (UDS#, LDS#) falling edge (wirte cycle) 4—ns
t11
t12
RD# (UDS#, LDS#) rising edge to DB [15 : 0] high impedance (read
cycle)
DB [15 : 0] valid setup time to 2nd CLK falling edge after WAIT#
(DTACK#) goes low (read cycle)
t13 Cycle Length Read
t13
Write (next write cycle)
Write (next read cycle)
Spec
Min.Max.
CLK
—ns
9—ns
1Tclk
—
CLK
1—T
6—ns
6—ns
7
8
—T
11
Unit
CLK
ns
ns
ns
-2ns
CLK
CLK
90EPSONS1D13700 Technical Manual
Page 96
5: SPECIFICATIONS
Motorola M68K#1 Interface Timing
[VSS = 0V, VDD = 3.0 – 3.6V, Ta = -40 – 85°C]
SymbolParameter
T
f
CLK
CLK
t1
BUS clock frequency—64MHz
BUS clock period1/f
AB [16 : 0], WR# (R/W#) and CS# and AS# and RD# (UDS#, LDS#)
setup to first CLK rising edge
t2CS# and AS# asserted to WAIT# (DTACK#) driven110ns
t3RD# = 0 (UDS# = 0 or LDS# = 0) to DB [15 : 0] driven (read cycle)3Tclk+9ns—ns
t4AB [16 : 0], WR# (R/W#) and CS# hold from AS# rising edge0—ns
t5WAIT# (DTACK#) falling edge to RD# (UDS#, LDS#) rising edge1—T
RD# (UDS#, LDS#) deasserted high to reasserted low
t6
- When read
- when Write (next cycle = write cycle)
- when Write (next cycle = read cycle)
2Tclk+8ns
5Tclk+8ns
t7CLK rising edge to WAIT# (DTACK#) high impedance—1T
t8AS# rising edge to WAIT# (DTACK#) rising edge315ns
t9
DB [15 : 0] valid to 4th CLK rising edge where CS# = 0, AS# = 0 and
either RD# = 0 (UDS# = 0 or LDS# = 0) (wirte cycle)
t10DB [15 : 0] hold from RD# (UDS#, LDS#) falling edge (wirte cycle) 4—ns
t11
t12
RD# (UDS#, LDS#) rising edge to DB [15 : 0] high impedance (read
cycle)
DB [15 : 0] valid setup time to 2nd CLK falling edge after WAIT#
(DTACK#) goes low (read cycle)
Cycle LengthRead
t13
Write (next write cycle)
Write (next read cycle)
Spec
Min.Max.
CLK
—ns
9—ns
1Tclk
—
-2ns
CLK
1—T
8—ns
8—ns
7
8
—T
11
Unit
CLK
ns
ns
ns
CLK
CLK
S1D13700Technical ManualEPSON91
Page 97
5: SPECIFICATIONS
5.4.3External Clock Input Characteristics
CLKI
tRCL
tWL
tW
tFCL
tCL
[VSS = 0V, VDD = 4.5 – 5.5V, Ta = -40 – 85°C]
SymbolParameterUnit
t
t
t
t
RCL
FCL
WH
WL
t
External input clock rise time—2ns
External input clock fall time—2ns
High-level pulse width of external input clock7—ns
Low-level pulse width of external input clock7—ns
External input clock period16.4—ns
CL
Min.Max.
92EPSONS1D13700 Technical Manual
Page 98
5.4.4LCD Control Signal Timing Characteristics
(When driven at 1/64 duty cycle)
ROW NO
5: SPECIFICATIONS
164636261325416463
FPLINE (LP)
FPFRAME (YD)
MOD (WF)
YSCL
MOD (WF)
YSCL
FPLINE (LP)
FPSHIFT (XSCL)
0 – FPDAT3
FPDAT
XECL
FPSHIFT (XSCL)
FPDAT0 – FPDAT3
FPLINE (LP)
XECL
MOD (WF(B))
FPFRAME (YD)
ROW 1
tr
t
LD
1 Frame time
1 Line time
ROW 2
t
WX
t
DS
t
L1
t
S2
tft
t
DH
t
LS
t
WL
t
WXE
t
LD
t
DHY
t
L2
t
S1
t
DF
ROW 3
CX
YSCL
t
WY
S1D13700Technical ManualEPSON93
Page 99
5: SPECIFICATIONS
SignalSymbolParameter
FPSHIFT
(XSCL)
FPDAT0
–
FPDAT3
FPLINE
ÅiLPÅj
MOD
(WF)
FPFRAME
(YD)
YSCLt
t
t
t
t
t
t
t
DHY
t
CX
WX
DH
DS
LS
WL
LD
DF
WY
Shift Clock cycle time*1
XSCL Clock PulsetCX/2-6
XD [3 : 0] hold from XSCL falling edge2t
XD [3 : 0] setup to XSCL falling edge2t
Latch data setup time2t
The S1D13700 uses a combination of CNF2/3/4, AB15–0, RD#, WR#, and CS# to discriminate information
supplied to it via the system data bus as described in Section 2.2 “Pin Functions” on page 9.
In indirect interface mode, AB0 generally is connected to the least significant bit of the system address bus.
CNF2 and CNF3 are provided for changing the functions of S1D13700 pins 58 and 59 to enable the chip to be
connected directly to the 80 or 68-series MPU bus, and are pulled high or low through a resistor when in use.
For the 80-series MPU, the S1D13700 should normally be mapped in I/O space.
6.1.180-series MPU
<Direct access for the 80-series interface>
AB15
CNF4
– AB1
00or10or101Read from command/parameter registers
00or10or111Write to command/parameter registers
<Indirect access for the 80-series interface>
AB0RD#WR#Function
6: MPU INTERFACE
AB15
CNF4
– AB1
1—001—
1—101Data (display data and cursor address) read
1—010Data (display data and parameter) write
1—110Command write (code only)
AB0RD#WR#Function
6.1.268-series MPU
<Direct access for the 68-series interface>
AB15
CNF4
– AB1
00or10or111Read from command/parameter registers
00or10or101Write to command/parameter registers
<Indirect access for the 68-series interface>
CNF4
– AB1
1—011—
1—111Data (display data and cursor address) read
1—001Data (display data and parameter) write
1—101Command write (code only)
AB15
AB0
AB0
WR#
(R/W#)
WR#
(R/W#)
RD#
(E)
RD#
(E)
Function
Function
S1D13700Technical ManualEPSON95
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.