Datasheet SP3222H, SP3232H Datasheet (Sipex)

Download

Page 1

SP3222H/3232H

3.3V, 460 Kbps RS-232 Transceivers

■ Meets true EIA/TIA-232-F Standards from a +3.0V to +5.5V power supply

■ Interoperable with RS-232 down to +2.7V power source

■ 1µA Low-Power Shutdown with Receivers Active (SP3222H)

■ Enhanced ESD Specifications:

+2kV Human Body Model

■ 460Kbps Minimum Transmission Rate

■ Ideal for Handheld, Battery Operated

Applications

DESCRIPTION

The SP3222H and the 3232H are 2 driver/2 receiver RS-232 transceiver solutions intended for portable or hand-held applications such as notebook or palmtop computers. Their data transmission rate of 460Kbps meeting the demands of high speed RS-232 applications. Both ICS have a high-efficiency, charge-pump power supply that requires only

0.1µF capacitors for 3.3V operation. The charge pump allows the SP3222H and the 3232H series to deliver true RS-232 performance from a single power supply ranging from +3.3V to +5.0V.

The SP3222H device has a low-power shutdown mode where the devices' driver outputs and charge pumps are disabled. During shutdown, the supply current is less than 1µA.

SELECTION TABLE

LEDOMseilppuSrewoP

H2223PS H2323PS

V5.5+otV0.3+224seYseY02,81 V5.5+otV0.3+224oNoN61

232-SR srevirD

232-SR

srevieceR

lanretxE

stnenopmoC

nwodtuhS

LTT

etatS-3

sniP

fo.oN

Page 2

ABSOLUTE MAXIMUM RATINGS

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability and cause permanent damage to the device.

VCC................................................................-0.3V to +6.0V

V+ (NOTE 1)................................................-0.3V to +7.0V

V- (NOTE 1)................................................+0.3V to -7.0V

V+ + |V-| (NOTE 1)...................................................+13V

ICC (DC VCC or GND current).................................+100mA

Electrostatic Discharge

HBM ......................................................................15kV

IEC1000-4-2-AirDischarge....................................15kV

IEC1000-4-2 Direct Contact....................................8kV

Input Voltages

TxIN, EN .....................................................-0.3V to +6.0V

RxIN.............................................................................±25V

Output Voltages

TxOUT.....................................................................±13.2V

RxOUT..............................................-0.3V to (VCC + 0.3V)

Short-Circuit Duration

TxOUT...............................................................Continuous

Storage Temperature.................................-65°C to +150°C

Power Dissipation Per Package

20-pin SSOP (derate 9.25mW/oC above +70oC).......750mW

18-pin PDIP (derate 15.2mW/oC above +70oC)......1220mW

18-pin SOIC (derate 15.7mW/oC above +70oC)......1260mW

20-pin TSSOP (derate 11.1mW/oC above +70oC).....890mW

16-pin SSOP (derate 9.69mW/oC above +70oC).......775mW

16-pin PDIP (derate 14.3mW/oC above +70oC)......1150mW

16-pin Wide SOIC (derate 11.2mW/oC above +70oC)....900mW

16-pin TSSOP (derate 10.5mW/oC above +70oC).....850mW

NOTE 1: V+ and V- can have maximum magnitudes of 7V, but their absolute difference cannot exceed 13V.

SPECIFICATIONS

Unless otherwise noted, the following specifications apply for VCC = +3.0V to +5.0V with T

PARAMETER MIN TYP MAX UNITS CONDITIONS

DC CHARACTERISTICS Supply Current 0.3 1.0 mA no load, T

= +3.3V, TxIN = VCC or GND

Shutdown Supply Current 1.0 10 µA SHDN=GND, T

VCC=+3.3V, TxIN=VCC or GND

LOGIC INPUTS AND RECEIVER OUTPUTS

Input Logic Threshold LOW 0.8 V TxIN, EN, SHDN, Note 2 Input Logic Threshold HIGH 2.0 V VCC=3.3V, Note 2

2.4 VCC=5.0V, Note 2 Input Leakage Current ±0.01 ±1.0 µA TxIN, EN, SHDN, T Output Leakage Current ±0.05 ±10 µA receivers disabled Output Voltage LOW 0.4 V I Output Voltage HIGH VCC-0.6 VCC-0.1 V I

=1.6mA

OUT

=-1.0mA

OUT

DRIVER OUTPUTS Output Voltage Swing ±5.0 ±5.4 V 3kΩ load to ground at all driver outputs,

=+25°C

AMB

Output Resistance 300 Ω VCC= V+ = V- = 0V, T Output Short-Circuit Current ±35 ±60 mA V Output Leakage Current ±25 µAV

= 0V

OUT

= ±12V, VCC = 0V or 3.0V+5.5V,

OUT

drivers disabled

AMB

= +25°C,

AMB

= T

AMB

to T

MIN

MAX

= +25°C,

= +25°C

AMB

= ±2V

OUT

Page 3

SPECIFICATIONS (continued)

Unless otherwise noted, the following specifications apply for VCC = +3.0V to +5.0V with T

RETEMARAP.NIM.PYT.XAMSTINUSNOITIDNOC

STUPNIREVIECER

egnaRegatloVtupnI51-51+V

AMB

= T

MIN

to T

MAX

WOLdlohserhTtupnI6.0

HGIHdlohserhTtupnI5.1

2.1

8.0

5.1

8.1

4.2

siseretsyHtupnI3.0V

ecnatsiseRtupnI357kΩ

SCITSIRETCARAHCGNIMIT

etaRataDmumixaM064spbKR

yaleDnoitagaporPrevirD0.1

0.1

yaleDnoitagaporPrevieceR3.0

3.0

µsµst

µst

emiTelbanEtuptuOrevieceR002sn

emiTelbasiDtuptuOrevieceR002sn

wekSrevirD001005snt|

wekSrevieceR0020001snt|

etaRwelSnoigeR-noitisnarT06/V µsV

CC CC

LHPR,L

HLPR,L

LHP

HLP

V3.3= V0.5=

k3= Ω C,

K3= Ω C,

LHP

HLP

LHP

HLP

R,V3.3=

K3= Ω T,

Fp0001= Fp0001=

C,TUOxRotNIxR, C,TUOxRotNIxR,

Fp051=

52=o,C

BMA

gnihctiwsrevirdeno,Fp0001=

V0.3+otV0.3-morfnekatstnemerusaem

V0.3-otV0.3+ro

Page 4

TYPICAL PERFORMANCE CHARACTERISTICS

Unless otherwise noted, the following performance characteristics apply for VCC = +3.3V, 460Kbps data rates, all drivers loaded with 3kΩ, 0.1µF charge pump capacitors, and T

= +25°C.

AMB

Transmitter Output Voltage [V]

-2

-4

-6

500

1000

Load Capacitance [pF]

1500

2000

Figure 1. Transmitter Output Voltage VS. Load Capacitance for the SP3222H and the SP3232H

Supply Current (mA)

460Kbps 120Kbps

20Kbps

0 500 1000 1500 2000 2500 3000

Load Capacitance (pF)

Vout+ Vout-

Slew Rate [V/µs]

0 500

1000

Load Capacitance [pF]

1500

2000

+Slew

-Slew

Figure 2. Slew Rate VS. Load Capacitance for the SP3222H and the SP3232H

2330

Figure 3. Supply Current VS. Load Capacitance when Transmitting Data for the SP3222H and the SP3232H

Page 5

REBMUNNIP

EMANNOITCNUF

.noitarepolamronrofWOLcigolylppA.elbanErevieceR

.)etatsZ-hgih(stuptuoreviecerehtelbasidotHGIHcigoLylppA

H2223PS

OS/PID

-/POSS

POSST

H2323PS

11 -

+1C.roticapacpmup-egrahcrelbuodegatlovehtfolanimretevitisoP221

+V.pmupegrahcehtybdetarenegV5.5+ 33 2

-1C.roticapacpmup-egrahcrelbuodegatlovehtfolanimretevitageN443

+2C.roticapacpmup-egrahcgnitrevniehtfolanimretevitisoP554

-2C.roticapacpmup-egrahcgnitrevniehtfolanimretevitageN665

-V.pmupegrahcehtybdetarenegV5.5- 77 6 TUO1T.tuptuorevird232-SR 517141 TUO2T.tuptuorevird232-SR887

NI1R.tupnireviecer232-SR 416131 NI2R.tupnireviecer232-SR998

TUO1R.tuptuoreviecerSOMC/LTT 315121

TUO2R.tuptuoreviecerSOMC/LTT 01019 NI1T.tupnirevirdSOMC/LTT 213111 NI2T.tupnirevirdSOMC/LTT 112101 DNG.dnuorG 618151

egatlovylppusV5.5+otV0.3+ 719161

.noitarepoecivedlamronrofHGIHevirD.tupnIlortnoCnwodtuhS

NDHS

ehtdna)tuptuoZ-hgih(srevirdehtnwodtuhsotWOLevirD

8102-

.ylppusrewopdraob-no

CN.tcennoCoN -41,11-

Table 1. Device Pin Description

Page 6

1 2

C1+

V+

C1-

SP3222H

C2+

C2-

V-

T2OUT

R2IN

R2OUT

Figure 4. Pinout Configurations for the SP3222H

8 9

SSOP/TSSOP

20 19 18 17

13 12 11

SHDN

V GND T1OUT R1IN R1OUT

NC T1IN

T2IN

C1+

V+

C1-

C2+

C2-

V-

T2OUT

R2IN

4 5 6

7 8

SP3222H

DIP/SO

18 17 16 15

SHDN V

GND T1OUT

R1IN

R1OUT T1IN T2IN

R2OUT

16 15 14 13

GND T1OUT

R1IN R1OUT

T1IN T2IN

R2OUT

V+

C1-

C2-

V-

1 2 3 4 5 6

7 8

SP3232H

C1+

C2+

T2OUT

R2IN

Figure 5. Pinout Configuration for the SP3232H

Page 7

LOGIC

INPUTS

0.1µF

C1+

C1C2+

C2-

T1IN T2IN

SP3222H

SSOP

TSSOP

T1OUT

T2OUT

V+

V-

0.1µF

*C3

0.1µF

RS-232

OUTPUTS

4 5

13 12

LOGIC

INPUTS

0.1µF

4 5

C1+

C1C2+

C2-

T1IN T2IN

SP3222H

DIP/SO

T1OUT T2OUT

V+

V-

0.1µF

*C3

0.1µF

RS-232

OUTPUTS

R1IN

R2IN

SHDN

*can be returned to either V

LOGIC

OUTPUTS

R1OUT

R2OUT

5kΩ

GND

Figure 6. SP3222H Typical Operating Circuits

0.1µF

LOGIC

INPUTS

R1IN

R2IN

SHDN

RS-232 INPUTS

*can be returned to either VCC or GND

RS-232 INPUTS

or GND

OUTPUTS

LOGIC

R1OUT

5kΩ

R2OUT

5kΩ

GND

C1+

C1-

C2+

C2-

T1IN

11 10

T2IN

SP3232H

T2OUT

V+

V-

T1OUT

*C3

RS-232 OUTPUTS

0.1µF

R1IN

R2IN

RS-232 INPUTS

LOGIC

OUTPUTS

R1OUT

5kΩ

R2OUT

5kΩ

GND

*can be returned to either VCC or GND

Figure 7. SP3232H Typical Operating Circuit

Page 8

DESCRIPTION

The SP3222H and SP3232H are 2-driver/ 2-receiver devices ideal for portable or hand-held applications. The SP3222H features a 1µA shut- down mode that reduces power consumption and extends battery life in portable systems. Its receivers remain active in shutdown mode, allowing external devices such as modems to be monitored using only 1µA supply current.

The SP3222H/3232H transceivers meet the EIA/ TIA-232 and V.28/V.24 communication protocols. They feature Sipex's proprietary on-board charge pump circuitry that generates 2 x VCC for RS-232 voltage levels from a single +3.0V to +5.5V power supply. The SP3222H/ 3232H drivers operate at a minimum data rate of 460Kbps.

THEORY OF OPERATION

The SP3222H/3232H are made up of three basic circuit blocks: 1. Drivers, 2. Receivers, and 3. the Sipex proprietary charge pump.

Drivers

The drivers are inverting level transmitters that convert TTL or CMOS logic levels to +5.0V EIA/TIA-232 levels inverted relative to the input logic levels. Typically, the RS-232 output voltage swing is +5.5V with no load and at least +5V minimum fully loaded. The driver outputs are protected against infinite short-circuits to ground without degradation in reliability. Driver outputs will meet EIA/TIA-562 levels of +3.7V with supply voltages as low as 2.7V.

The drivers have a minimum data rate of 460Kbps fully loaded with 3KΩ in parallel with 1000pF, ensuring compatibility with PC-to-PC communication software.

The slew rate of the driver output is internally limited to a maximum of 30V/µs in order to meet the EIA standards (EIA RS-232D 2.1.7, Paragraph 5). The transition of the loaded output from HIGH to LOW also meets the monotonicity requirements of the standard.

Figure 8 shows a loopback circuit used to test the RS-232 drivers. Figure 9 shows the test results of the loopback circuit with all drivers active at 120Kbps and RS-232 loads in parallel with 1000pF capacitors. Figure 10 shows the test results where one driver is active at 460Kbps and all drivers are loaded with an RS-232 receiver in parallel with a 1000pF capacitor.

The SP3222H driver's output stages are tri-stated in shutdown mode. When the power is off, the SP3222H device permits the outputs to be driven up to +12V. Because the driver's inputs do not have pull-up resistors, unused inputs should be connected to VCC or GND.

In the shutdown mode, the supply current is less than 1µA, where SHDN = LOW. When the SP3222H device is shut down, the device's driver outputs are disabled (tri-stated) and the charge pumps are turned off with V+ pulled down to VCC and V- pulled to GND. The time required to exit shutdown is typically 100µs. SHDN is connected to VCC if the shutdown mode is not used. SHDN has no effect on RxOUT or RxOUTB. As they become active, the two driver outputs go to opposite RS-232 levels: one driver input is HIGH and the other LOW. Note that the drivers are enabled only when the magnitude of V- exceeds approximately 3V.

Page 9

LOGIC

INPUTS

0.1µF

C1+

C1-

C2+

C2TxIN

SP3222H SP3232H

V+

V-

TxOUT

0.1µF

LOGIC

OUTPUTS

RxOUT

Figure 8. SP3222H/3232H Driver Loopback Test Circuit

T1 IN

T1 OUT

R1 OUT

GND

RxIN

5kΩ

*SHDN

* SP3222 only

T1 IN

T1 OUT

R1 OUT

1000pF

Figure 9. Driver Loopback Test Results at 120Kbps

Figure 10. Driver Loopback Test Results at 460Kbps

Page 10

Receivers

The receivers convert EIA/TIA-232 levels to TTL or CMOS logic output levels. The SP3222H receivers have an inverting tri-state output.Receiver outputs (RxOUT) are tri-stated when the enable control EN = HIGH. In the shutdown mode, the receivers can be active or inactive. EN has no effect on TxOUT. The truth table logic of the SP3222H driver and receiver outputs can be found in Table 2.

In most circumstances, decoupling the power supply can be achieved adequately using a

0.1µF bypass capacitor at C5 (refer to Figures 6 and 7). In applications that are sensitive to power-supply noise,VCC and ground can be decoupled with a capacitor of the same value as charge-pump capacitor C1. It is always important to physically locate bypass capacitors close to the IC.

Since receiver input is usually from a transmission line where long cable lengths and system interference can degrade the signal and inject noise, the inputs have a typical hysteresis margin of 300mV. Should an input be left unconnected, a 5kΩ pulldown resistor to ground forces the output of the receiver HIGH.

Charge Pump

The Sipex patented charge pump (5,306,954) uses a four–phase voltage shifting technique to attain symmetrical 5.5V power supplies and requires four external capacitors. The internal power supply consists of a regulated dual charge pump that provides an output voltage of 5.5V regardless of the input voltage (VCC) over the +3.0V to +5.5V range.

NDHSNETUOxTTUOxR

The charge pump operates in a discontinuous mode using an internal oscillator. If the output voltage is less than 5.5V, the charge pump is enabled. If the output voltage exceeds 5.5V, the charge pump is disabled. An oscillator controls the four phases of the voltage shifting. A description of each phase follows.

Phase 1: VSS Charge Storage (Figure 12)

During this phase of the clock cycle, the positive side of capacitors C1 and C2 are charged to VCC.

is then switched to GND and the charge in

–

is transferred to C

–

. Since C

is connected

to VCC, the voltage potential across capacitor C is now 2 times VCC.

Phase 2: VSS Transfer (Figure 13)

Phase two of the clock connects the negative terminal of C2 to the V

storage capacitor and

the positive terminal of C2 to GND. This transfers a negative generated voltage to C3. This generated voltage is regulated to a minimum voltage of -5.5V. Simultaneous with the transfer of the voltage to C3, the positive side of capacitor C1 is switched to VCC and the negative side is connected to GND.

00 etats-irTevitcA

Phase 3: VDD Charge Storage (Figure 15)

The third phase of the clock is identical to the

01 etats-irTetats-irT 10 evitcAevitcA 11 evitcAetats-irT

Table 2. Truth Table Logic for Shutdown and Enable Control

first phase — the charge transferred in C produces –VCC in the negative terminal of C1, which is applied to the negative side of capacitor C2. Since C

is at VCC, the voltage potential

across C2 is 2 times VCC.

Page 11

Phase 4: VDD Transfer (Figure 16)

VCC = +5V

–10V

Storage Capacitor

–

––

The fourth phase of the clock connects the negative terminal of C2 to GND, and transfers this positive generated voltage across C2 to C4, the VDD storage capacitor. This voltage is regulated to +5.5V. At this voltage, the internal oscillator is disabled. Simultaneous with the transfer of the voltage to C4, the positive side of capacitor C1 is switched to VCC and the negative side is connected to GND, allowing the charge pump cycle to repeat. The charge pump cycle will continue as long as the operational conditions for the internal oscillator are present.

Since both V+ and V– are separately generated from VCC; in a no–load condition V+ and V– will be symmetrical. Older charge pump approaches that generate V– from V+ will show a decrease in the magnitude of V– compared to V+ due to the inherent inefficiencies in the design.

The charge pump clock rate typically operates at 250kHz. The external capacitors can be as low as 0.1µF with a 16V breakdown voltage rating.

ESD Tolerance

The SP3222H/3232H series incorporates ruggedized ESD cells on all driver output and receiver input pins.

The Human Body Model has been the generally accepted ESD testing method for semiconductors. This method is also specified in MIL-STD883, Method 3015.7 for ESD testing. The premise of this ESD test is to simulate the human body’s potential to store electro-static energy and discharge it to an integrated circuit. The simulation is performed by using a test model as shown in Figure 17. This method will test the IC’s capability to withstand an ESD transient during normal handling such as in manufacturing areas where the ICs tend to be handled frequently.

For the Human Body Model, the current limiting resistor (RS) and the source capacitor

(CS) are 1.5kΩ and 100pF, respectively.

VCC = +5V

+5V

–5V –5V

Figure 12. Charge Pump — Phase 1

Figure 13. Charge Pump — Phase 2

––

–

Storage Capacitor

–

Storage Capacitor

Page 12

SW1

SW2

a) C

T[]

+6V

GND

b) C2-

-6V

Figure 14. Charge Pump Waveforms

Figure 15. Charge Pump — Phase 3

Ch1 2.00V Ch2 2.00V M 1.00µs Ch1 5.48V

VCC = +5V

+5V

–5V

VCC = +5V

––

–5V

+10V

––

–

Storage Capacitor

Figure 16. Charge Pump — Phase 4

SW2

Device

Under Test

DC Power Source

SW1

Figure 17. ESD Test Circuit for Human Body Model

Page 13

PACKAGE: PLASTIC SHRINK

SMALL OUTLINE (SSOP)

DIMENSIONS (Inches)

Minimum/Maximum

(mm) A

16–PIN

0.068/0.078 (1.73/1.99)

0.002/0.008 (0.05/0.21)

0.010/0.015 (0.25/0.38)

0.239/0.249 (6.07/6.33)

0.205/0.212 (5.20/5.38)

0.0256 BSC (0.65 BSC)

0.301/0.311 (7.65/7.90)

0.022/0.037 (0.55/0.95)

0°/8°

(0°/8°)

20–PIN

0.068/0.078 (1.73/1.99)

0.002/0.008 (0.05/0.21)

0.010/0.015 (0.25/0.38)

0.278/0.289 (7.07/7.33)

0.205/0.212 (5.20/5.38)

0.0256 BSC (0.65 BSC)

0.301/0.311 (7.65/7.90)

0.022/0.037 (0.55/0.95)

0°/8°

(0°/8°)

24–PIN

0.068/0.078 (1.73/1.99)

0.002/0.008 (0.05/0.21)

0.010/0.015 (0.25/0.38)

0.317/0.328 (8.07/8.33)

0.205/0.212 (5.20/5.38)

0.0256 BSC (0.65 BSC)

0.301/0.311 (7.65/7.90)

0.022/0.037 (0.55/0.95)

0°/8°

(0°/8°)

28–PIN

0.068/0.078 (1.73/1.99)

0.002/0.008 (0.05/0.21)

0.010/0.015 (0.25/0.38)

0.397/0.407

(10.07/10.33)

0.205/0.212 (5.20/5.38)

0.0256 BSC (0.65 BSC)

0.301/0.311 (7.65/7.90)

0.022/0.037 (0.55/0.95)

0°/8°

(0°/8°)

Page 14

D1 = 0.005" min.

(0.127 min.)

e = 0.100 BSC

(2.540 BSC)

ALTERNATE

END PINS

(BOTH ENDS)

PACKAGE: PLASTIC

DUAL–IN–LINE (NARROW)

A1 = 0.015" min.

(0.381min.)

A = 0.210" max.

(5.334 max).

eA = 0.300 BSC

(7.620 BSC)

DIMENSIONS (Inches)

Minimum/Maximum

(mm) A2

16–PIN

0.115/0.195

(2.921/4.953)

0.014/0.022

(0.356/0.559)

0.045/0.070

(1.143/1.778)

0.008/0.014

(0.203/0.356)

0.780/0.800

(19.812/20.320)

0.300/0.325

(7.620/8.255)

0.240/0.280

(6.096/7.112)

0.115/0.150

(2.921/3.810)

0°/ 15°

(0°/15°)

18–PIN

0.115/0.195

(2.921/4.953)

0.014/0.022

(0.356/0.559)

0.045/0.070

(1.143/1.778)

0.008/0.014

(0.203/0.356)

0.880/0.920

(22.352/23.368)

0.300/0.325

(7.620/8.255)

0.240/0.280

(6.096/7.112)

0.115/0.150

(2.921/3.810)

0°/ 15°

(0°/15°)

Page 15

PACKAGE: PLASTIC

SMALL OUTLINE (SOIC)

DIMENSIONS (Inches)

Minimum/Maximum

(mm) A

16–PIN

0.090/0.104 (2.29/2.649)

0.004/0.012

(0.102/0.300)

0.013/0.020

(0.330/0.508)

0.398/0.413

(10.10/10.49)

0.291/0.299

(7.402/7.600)

0.050 BSC

(1.270 BSC)

0.394/0.419

(10.00/10.64)

0.016/0.050

(0.406/1.270)

0°/8°

(0°/8°)

18–PIN

0.090/0.104

(2.29/2.649))

0.004/0.012

(0.102/0.300)

0.013/0.020

(0.330/0.508)

0.447/0.463

(11.35/11.74)

0.291/0.299

(7.402/7.600)

0.050 BSC

(1.270 BSC)

0.394/0.419

(10.00/10.64)

0.016/0.050

(0.406/1.270)

0°/8°

(0°/8°)

Page 16

PACKAGE: PLASTIC THIN SMALL

OUTLINE (TSSOP)

DIMENSIONS

in inches (mm)

Minimum/Maximum

16–PIN

- /0.043 (- /1.10)

0.002/0.006 (0.05/0.15)

0.007/0.012 (0.19/0.30)

0.193/0.201 (4.90/5.10)

0.169/0.177 (4.30/4.50)

0.026 BSC (0.65 BSC)

0.126 BSC (3.20 BSC)

0.020/0.030 (0.50/0.75)

0°/8°

20–PIN

- /0.043 (- /1.10)

0.002/0.006 (0.05/0.15)

0.007/0.012 (0.19/0.30)

0.252/0.260 (6.40/6.60)

0.169/0.177 (4.30/4.50)

0.026 BSC (0.65 BSC)

0.126 BSC (3.20 BSC)

0.020/0.030 (0.50/0.75)

0°/8°

Page 17

ORDERING INFORMATION

Model Temperature Range Package Type

SP3222HCA............................................. 0˚C to +70˚C .......................................... 20-Pin SSOP

SP3222HCP............................................. 0˚C to +70˚C ............................................ 18-Pin PDIP

SP3222HCT ............................................. 0˚C to +70˚C ........................................ 18-Pin WSOIC

SP3222HCY............................................. 0˚C to +70˚C ........................................ 20-Pin TSSOP

SP3232HCA............................................. 0˚C to +70˚C .......................................... 16-Pin SSOP

SP3232HCP............................................. 0˚C to +70˚C ............................................ 16-Pin PDIP

SP3232HCT ............................................. 0˚C to +70˚C ........................................ 16-Pin WSOIC

SP3232HCY............................................. 0˚C to +70˚C ........................................ 16-Pin TSSOP

Please consult the factory for pricing and availability on a Tape-On-Reel option.

Corporation

SIGNAL PROCESSING EXCELLENCE

Sipex Corporation Headquarters and

Sales Office

233 South Hillview Drive Milpitas, CA 95035 TEL: (408) 934-7500 FAX: (408) 935-7600

Sales Office

22 Linnell Circle Billerica, MA 01821 TEL: (978) 667-8700 FAX: (978) 670-9001 e-mail: sales@sipex.com

Sipex Corporation reserves the right to make changes to any products described herein. Sipex does not assume any liability arising out of the application or use of any product or circuit described hereing; neither does it convey any license under its patent rights nor the rights of others.

Page 18

WWW.ALLDATASHEET.COM

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com

Datasheet SP3222H, SP3232H Datasheet (Sipex)

Specifications and Main Features

Frequently Asked Questions

User Manual