The HD74AC283/HD74ACT283 high-speed 4-bit binary full adder with internal carry lookahead accepts
two 4-bit binary works (A0 – A3, B0 – B3) and a Carry input (C0). It generates the binary Sum outputs (S0 –
S3) and the Carry output (C4) from the most significant bit. The HD74AC283/HD74ACT283 will operate
with either active High or active Low operands (positive or negative logic).
Features
• Outputs Source/Sink 24 mA
• HD74ACT283 has TTL-Cmpatible Inputs
Pin Arrangement
S
B1
A1
S0
A0
B0
C0
GND
1
1
2
3
4
5
6
7
8
(Top view)
16
15
14
13
12
11
10
CC
V
B2
A2
S2
A3
B3
S3
9
C4
Page 2
HD74AC283/HD74ACT283
Logic Symbol
A0
C0C4
A1
B0
S0S1S2S3
B1
A2A3
B2B3
Pin Names
A0 – A3A Operand Inputs
B0 – B3B Operand Inputs
C
0
Carry Input
S0 – S3Sum Outputs
C
4
Carry Output
Functional Description
The HD74AC283/HD74ACT283 adds two 4-bit binary words (A plus B) plus the incoming Carry (C0).
The binary sum appears on the Sum (S0 – S3) and outgoing carry (C4) outputs. The binary weight of the
various inputs and outputs is indicated by the subscript numbers, representing powers of two.
Interchanging inputs of equal weight does not affect the operation. Thus C0, A0, B0 can be arbitrarily
assigned to pins 5, 6 and 7 for DIPS. Due to the symmetry of the binary add function, the
HD74AC283/HD74ACT283 can be used either with all inputs and outputs active High (positive logic) or
with all inputs and outputs active Low (negative logic). See Figure a. Note that if C0 is not used it must be
tied Low for active High logic or tied High for active Low logic.
Due to pin limitations, the intermediate carries of the HD74AC283/HD74ACT283 are not brought out for
use as inputs or outputs. However, other means can be used to effectively insert a carry into, or bring a
carry out from, an intermediate stage. Figure b shows how to make a 3-bit adder. Tying the operand inputs
of the fourth adder (A3, B3) Low makes S3 dependent only on, and equal to, the carry from the third adder.
Using somewhat the same principle Figure c shows a way of dividing the HD74AC283/HD74ACT283 into
a 2-bit and a 1-bit adder. The third stage adder (A2, B2, S2) is used merely as a means of getting a carry
(C10) signal into the fourth stage (via A2 and B2) and bringing out the carry from the second stage on S2.
Note that as long as A2 and B2 are the same, whether High or Low, they do not influence S2. Similarly,
when A2 and B2 are the same the carry into the third stage does not influence the carry out of the third
2
Page 3
HD74AC283/HD74ACT283
stage. Figure d shows a method of implementing a 5-input encoder, where the inputs are equally weighted.
The outputs S0, S1 and S2 present a binary number equal to the number of inputs I1 – I5 that are true. Figure
e shows one method of implementing a 5-input majority gate. When three or more of the inputs I1 – I5 are
true, the output M5 is true.
Fig. a Active HIGH varsus Active LOW Interpretation
C0A0A1A2A3B0B1B2B3S0S1S2S3C
Logic levelsLLHLHHLLHHHLLH
Active HIGH00101100111001
Active LOW11010011000110
Please note that this diagram is provided only for the understanding of logic operations and shoudl not be
used to estimate propagation delays.
DC Characteristics (unless otherwise specified)
ItemSymbol MaxUnitCondition
Maximum quiescent supply currentI
Maximum quiescent supply currentI
Maximum ICC/input (HD74ACT283)I
CC
CC
CCT
80µAV
8.0µAV
1.5mAVIN = VCC – 2.1 V, VCC = 5.5 V,
= VCC or ground, VCC = 5.5 V,
IN
Ta = Worst case
= VCC or ground, VCC = 5.5 V,
IN
Ta = 25°C
Ta = Worst case
5
Page 6
HD74AC283/HD74ACT283
AC Characteristics: HD74AC283
ItemSymbolV
Propagation delayt
C0 to S
n
Propagation delayt
C0 to S
n
Propagation delayt
An or Bn to S
n
Propagation delayt
An or Bn to S
n
Propagation delayt
C0 to C
4
Propagation delayt
C0 to C
4
Propagation delayt
An or Bn to C
4
Propagation delayt
An or Bn to C
4
PLH
PHL
PLH
PHL
PLH
PHL
PLH
PHL
(V)*1MinTypMaxMinMaxUnit
CC
3.31.011.515.01.016.5ns
5.01.09.511.51.012.5
3.31.010.514.01.015.5ns
5.01.08.510.51.011.5
3.31.014.017.01.018.5ns
5.01.011.513.51.014.5
3.31.013.516.51.018.0ns
5.01.011.013.01.014.0
3.31.09.512.51.015.5ns
5.01.07.59.51.010.5
3.31.010.013.01.014.0ns
5.01.08.010.01.011.0
3.31.011.514.51.016.0ns
5.01.09.511.51.012.5
3.31.012.015.01.016.5ns
5.01.010.012.01.013.0
Note:1. Voltage Range 3.3 is 3.3 V ± 0.3 V
Voltage Range 5.0 is 5.0 V ± 0.5 V
Ta = +25°C
C
= 50 pF
L
Ta = –40°C to +85°C
CL = 50 pF
6
Page 7
AC Characteristics: HD74ACT283
HD74AC283/HD74ACT283
ItemSymbolV
Propagation delay
C
to S
0
n
Propagation delay
C
to S
0
n
Propagation delay
A
or Bn to S
n
n
Propagation delay
A
or Bn to S
n
n
Propagation delay
C
to C
0
4
Propagation delay
C
to C
0
4
Propagation delay
A
or Bn to C
n
4
Propagation delay
A
or Bn to C
n
4
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
(V)*1MinTypMaxMinMaxUnit
CC
5.01.011.513.51.014.5ns
5.01.010.012.01.013.0ns
5.01.013.015.01.016.5ns
5.01.012.014.01.015.5ns
5.01.09.011.01.012.0ns
5.01.010.012.01.013.0ns
5.01.011.013.01.014.0ns
5.01.011.513.51.014.5ns
Note:1. Voltage Range 5.0 is 5.0 V ± 0.5 V
Ta = +25°C
C
= 50 pF
L
Ta = –40°C to +85°C
CL = 50 pF
Capacitance
ItemSymbolTypUnitCondition
Input capacitanceC
Power dissipation capacitanceC
IN
PD
4.5pFVCC = 5.5 V
60.0pFVCC = 5.0 V
7
Page 8
19.20
20.00 Max
169
1.3
Unit: mm
6.30
7.40 Max
81
1.11 Max
2.54 ± 0.25
0.48 ± 0.10
5.06 Max
2.54 Min
0.51 Min
Hitachi Code
JEDEC
EIAJ
Weight
7.62
+ 0.13
0.25
– 0.05
0° – 15°
(reference value)
DP-16
Conforms
Conforms
1.07 g
Page 9
16
Unit: mm
10.06
10.5 Max
9
5.5
1
0.80 Max
1.27
*0.42 ± 0.08
0.40 ± 0.06
*Dimension including the plating thickness
Base material dimension
8
0.12
0.10 ± 0.10
0.15
M
2.20 Max
7.80
0.20 ± 0.04
*0.22 ± 0.05
0.70 ± 0.20
Hitachi Code
JEDEC
EIAJ
(reference value)
Weight
+ 0.20
– 0.30
1.15
0° – 8°
FP-16DA
—
Conforms
0.24 g
Page 10
16
Unit: mm
9.9
10.3 Max
9
1
1.27
0.635 Max
*0.42 ± 0.08
0.40 ± 0.06
*Dimension including the plating thickness
Base material dimension
8
0.25
+ 0.11
– 0.04
0.14
0.15
3.95
1.75 Max
M
6.10
1.08
0.20 ± 0.03
*0.22 ± 0.03
0.60
Hitachi Code
JEDEC
EIAJ
Weight
+ 0.10
– 0.30
0° – 8°
+ 0.67
– 0.20
(reference value)
FP-16DN
Conforms
Conforms
0.15 g
Page 11
169
18
+ 0.08
*0.22
– 0.07
0.20 ± 0.06
5.00
5.30 Max
0.65 Max
0.65
0.13
Unit: mm
4.40
1.0
M
6.40 ± 0.20
0.10
1.10 Max
*Dimension including the plating thickness
Base material dimension
0.15 ± 0.04
*0.17 ± 0.05
+0.03
–0.04
0.07
0° – 8°
Hitachi Code
JEDEC
EIAJ
(reference value)
Weight
0.50 ± 0.10
TTP-16DA
—
—
0.05 g
Page 12
Cautions
1. Hitachi neither warrants nor grants licenses of any rights of Hitachi’s or any third party’s patent,
copyright, trademark, or other intellectual property rights for information contained in this document.
Hitachi bears no responsibility for problems that may arise with third party’s rights, including
intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have
received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However,
contact Hitachi’s sales office before using the product in an application that demands especially high
quality and reliability or where its failure or malfunction may directly threaten human life or cause risk
of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation,
traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly
for maximum rating, operating supply voltage range, heat radiation characteristics, installation
conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used
beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable
failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other
consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without
written approval from Hitachi.
7. Contact Hitachi’s sales office for any questions regarding this document or Hitachi semiconductor
products.
Hitachi, Ltd.
Semiconductor & Integrated Circuits.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109
URLNorthAmerica : http:semiconductor.hitachi.com/
For further information write to:
Hitachi Semiconductor
(America) Inc.
179 East Tasman Drive,
San Jose,CA 95134
Tel: <1> (408) 433-1990
Fax: <1>(408) 433-0223
Europe: http://www.hitachi-eu.com/hel/ecg
Asia (Singapore): http://www.has.hitachi.com.sg/grp3/sicd/index.htm
Asia (Taiwan): http://www.hitachi.com.tw/E/Product/SICD_Frame.htm
Asia (HongKong): http://www.hitachi.com.hk/eng/bo/grp3/index.htm
Japan: http://www.hitachi.co.jp/Sicd/indx.htm
Hitachi Asia Ltd.
Taipei Branch Office
3F, Hung Kuo Building. No.167,
Tun-Hwa North Road, Taipei (105)
Tel: <886> (2) 2718-3666
Fax: <886> (2) 2718-8180
Copyright ' Hitachi, Ltd., 1999. All rights reserved. Printed in Japan.
Hitachi Asia (Hong Kong) Ltd.
Group III (Electronic Components)
7/F., North Tower, World Finance Centre,
Harbour City, Canton Road, Tsim Sha Tsui,
Kowloon, Hong Kong
Tel: <852> (2) 735 9218
Fax: <852> (2) 730 0281
Telex: 40815 HITEC HX
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.