This 8-bit serial shift register shifts data from QA to QH when clocked, Parallel inputs to each stage are
enabled by a low level at the Shift/Load Input. Also included is a gated clock input and a complementary
output from the eighth bit.
Clocking is accomplished through a 2-input NOR gate permitting one input to be used as a clock inhibit
function. Holding either of the clock inputs high inhibits clocking, and holding either clock input low with
the Shift/Load input high enables the other clock input. Data transfer occurs on the positive going edge of
the clock. Parallel loading is inhibited as long as the Shift/Load input is high. When taken low, data at the
parallel inputs is loaded directly into the register independent of the state of the clock.
Features
• Outputs Source/Sink 24 mA
• HD74ACT165 has TTL-Compatible Inputs
Page 2
HD74AC165/HD74ACT165
Pin Arrangement
L
S
CP
1
2
16
15
V
CC
Clock
Inhibit
Logic Symbol
Parallel
Inputs
1
2
10
3
E
4
F
5
G
H
6
H
Q
7
89
GND
(Top view)
1511 12 13 14 34
Clock
Inhibit
S
L
CP
SI
A
BCDEFGH
14
13
12
11
10
HQH
Q
D
C
B
A
SI
QH
56
Parallel
Inputs
Pin Names
A to HParallel Inputs
S
I
CPClock Input
S
L
Clock InhibitClock Inhibit
QH, Q
H
2
Serial Input
Shift Load
Outputs
97
Page 3
HD74AC165/HD74ACT165
Truth Table
Inputs
ClockParallelInternal OutputsOutputs
S
L
LXXXa ······ habh
HLLXXQ
HLHXHQAnQ
HLLXLQAnQ
HHXXXQ
H :High Voltage Level
L :Low Voltage Level
X :Immaterial
: Low-to-High Clock Transition
InhibitCPS
I
A ······ HQ
A
AD
AD
Q
B
Q
BO
Q
BO
Q
H
Q
HO
Gn
Cn
Q
HO
3
Page 4
HD74AC165/HD74ACT165
Logic Diagram
Parallel
Inputs
A
Preset
Q
A
S
Clock
QA
R
Clear
SISLCPClock
Preset
S
Clock
R
Clear
B
Preset
Q
B
S
Clock
QB
R
Clear
Inhibit
C
Q
C
QC
Preset
S
Clock
R
Clear
D
Q
D
QD
Preset
S
Clock
R
Clear
E
Q
E
QE
Preset
S
Clock
R
Clear
F
Q
F
QF
Preset
S
Clock
R
Clear
G
Q
G
QG
Preset
S
Clock
R
Clear
H
Q
QH
H
Output
H
Q
Output
H
Q
DC Characteristics (unless otherwise specified)
ItemSymbol MaxUnitCondition
Maximum quiescent supply currentI
Maximum quiescent supply currentI
Maximum additional ICC/input
(HD74ACT165)
4
CC
CC
I
CCT
80µAV
8.0µAV
1.5mAVIN = VCC – 2.1 V, VCC = 5.5 V,
= VCC or ground, VCC = 5.5 V,
IN
Ta = Worst case
= VCC or ground, VCC = 5.5 V,
IN
Ta = 25°C
Ta = Worst case
Page 5
AC Characteristics: HD74AC165
HD74AC165/HD74ACT165
ItemSymbolV
Maximum countf
max
Ta = +25°C
C
= 50 pF
L
(V)*1MinTypMaxMinMaxUnit
CC
3.385——70—MHz
Ta = –40°C to +85°C
CL = 50 pF
frequency5.0100——90—
Propagation delayt
CP to QH or Q
H
Propagation delayt
CP to QH or Q
H
Propagation delayt
H to QH or Q
H
Propagation delayt
H to QH or Q
H
Propagation delayt
SL to QH or Q
H
Propagation delayt
SL to QH or Q
H
PLH
PHL
PLH
PHL
PLH
PHL
3.31.011.017.51.020.5ns
5.01.08.011.51.013.5
3.31.012.018.01.021.5ns
5.01.08.512.51.014.5
3.31.013.519.51.022.5ns
5.01.09.513.51.015.5
3.31.09.014.01.016.5ns
5.01.06.59.51.011.0
3.31.011.520.51.023.5ns
5.01.08.514.01.016.0
3.31.010.016.51.019.5ns
5.01.07.511.01.012.5
Note:1. Voltage Range 3.3 is 3.3 V ± 0.3 V
Voltage Range 5.0 is 5.0 V ± 0.5 V
5
Page 6
HD74AC165/HD74ACT165
AC Operating Requirements: HD74AC165
Ta = –40°C
Ta = +25°C
C
= 50 pF
L
ItemSymbolV
Setup time, HIGH or LOWt
H to S
L
Hold time, HIGH or LOWt
H to S
L
Setup time, HIGH or LOWt
su
h
su
(V)*1TypGuaranteed MinimumUnit
CC
3.33.55.06.0ns
5.02.54.04.5
3.3–1.00.50.5ns
5.0–0.50.50.5
3.31.03.54.0ns
Sin to CP5.00.53.03.5
Hold time, HIGH or LOWt
h
3.31.52.02.0ns
Sin to CP5.01.02.02.0
Setup time, HIGH or LOWt
su
3.33.05.06.0ns
SL to CP5.02.04.04.5
Hold time, HIGH or LOWt
h
3.3–2.00.00.0ns
SL to CP5.0–1.00.00.0
Recovery time clock inhibitt
rec
3.32.53.53.5ns
to CP5.02.03.03.0
Clock pulse widtht
w
3.33.05.57.0ns
5.03.04.55.0
Note:1. Voltage Range 3.3 is 3.3 V ± 0.3 V
Voltage Range 5.0 is 5.0 V ± 0.5 V
to +85°C
CL = 50 pF
6
Page 7
AC Characteristics: HD74ACT165
HD74AC165/HD74ACT165
ItemSymbolV
Maximum count
f
max
(V)*1MinTypMaxMinMaxUnit
CC
5.07.0——60—MHz
frequency
Propagation delay
CP to Q
or Q
H
H
Propagation delay
CP to Q
or Q
H
H
Propagation delay
H to Q
or Q
H
H
Propagation delay
H to Q
or Q
H
H
Propagation delay
S
to QH or Q
L
H
Propagation delay
S
to QH or Q
L
H
t
PLH
t
PHL
t
PLH
t
PHL
t
PLH
t
PHL
5.01.08.513.51.015.5ns
5.01.09.514.01.016.5ns
5.01.010.513.51.015.5ns
5.01.07.511.01.012.5ns
5.01.09.515.01.018.0ns
5.01.08.513.01.015.5ns
Note:1. Voltage Range 5.0 is 5.0 V ± 0.5 V
Ta = +25°C
C
= 50 pF
L
Ta = –40°C to +85°C
CL = 50 pF
7
Page 8
HD74AC165/HD74ACT165
AC Operating Requirements: HD74ACT165
Ta = +25°C
C
L
ItemSymbolV
Setup time, HIGH or LOW
H to S
L
Hold time, HIGH or LOW
H to S
L
Setup time, HIGH or LOW
S
to CP
in
Hold time, HIGH or LOW
S
to CP
in
Setup time, HIGH or LOW
S
to CP
L
Hold time, HIGH or LOW
S
to CP
L
Recovery time clock inhibit
t
su
t
h
t
su
t
h
t
su
t
h
t
rec
to CP
Clock pulse widtht
w
Note:1. Voltage Range 5.0 is 5.0 V ± 0.5 V
(V)*1TypGuaranteed MinimumUnit
CC
5.03.04.04.5ns
5.0–1.00.00.0ns
5.00.53.03.5ns
5.00.52.02.0ns
5.02.04.04.5ns
5.0–1.50.00.0ns
5.02.03.03.0ns
5.03.57.08.0ns
= 50 pF
Ta = –40°C
to +85°C
CL = 50 pF
Capacitance
ItemSymbolTypUnitCondition
Input capacitanceC
Power dissipation capacitanceC
IN
PD
4.5pFVCC = 5.5 V
5.0pFVCC = 5.0 V
8
Page 9
19.20
20.00 Max
169
1.3
Unit: mm
6.30
7.40 Max
81
1.11 Max
2.54 ± 0.25
0.48 ± 0.10
5.06 Max
2.54 Min
0.51 Min
Hitachi Code
JEDEC
EIAJ
Weight
7.62
+ 0.13
0.25
– 0.05
0° – 15°
(reference value)
DP-16
Conforms
Conforms
1.07 g
Page 10
16
Unit: mm
10.06
10.5 Max
9
5.5
1
0.80 Max
1.27
*0.42 ± 0.08
0.40 ± 0.06
*Dimension including the plating thickness
Base material dimension
8
0.12
0.10 ± 0.10
0.15
M
2.20 Max
7.80
0.20 ± 0.04
*0.22 ± 0.05
0.70 ± 0.20
Hitachi Code
JEDEC
EIAJ
(reference value)
Weight
+ 0.20
– 0.30
1.15
0° – 8°
FP-16DA
—
Conforms
0.24 g
Page 11
16
Unit: mm
9.9
10.3 Max
9
1
1.27
0.635 Max
*0.42 ± 0.08
0.40 ± 0.06
*Dimension including the plating thickness
Base material dimension
8
0.25
+ 0.11
– 0.04
0.14
0.15
3.95
1.75 Max
M
6.10
1.08
0.20 ± 0.03
*0.22 ± 0.03
+ 0.67
0.60
– 0.20
Hitachi Code
JEDEC
EIAJ
Weight
+ 0.10
– 0.30
0° – 8°
(reference value)
FP-16DN
Conforms
Conforms
0.15 g
Page 12
169
18
+ 0.08
*0.22
– 0.07
0.20 ± 0.06
5.00
5.30 Max
0.65 Max
0.65
0.13
Unit: mm
4.40
1.0
M
6.40 ± 0.20
0.10
1.10 Max
*Dimension including the plating thickness
Base material dimension
0.15 ± 0.04
*0.17 ± 0.05
+0.03
–0.04
0.07
0° – 8°
Hitachi Code
JEDEC
EIAJ
(reference value)
Weight
0.50 ± 0.10
TTP-16DA
—
—
0.05 g
Page 13
Cautions
1. Hitachi neither warrants nor grants licenses of any rights of Hitachi’s or any third party’s patent,
copyright, trademark, or other intellectual property rights for information contained in this document.
Hitachi bears no responsibility for problems that may arise with third party’s rights, including
intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have
received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However,
contact Hitachi’s sales office before using the product in an application that demands especially high
quality and reliability or where its failure or malfunction may directly threaten human life or cause risk
of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation,
traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly
for maximum rating, operating supply voltage range, heat radiation characteristics, installation
conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used
beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable
failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other
consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without
written approval from Hitachi.
7. Contact Hitachi’s sales office for any questions regarding this document or Hitachi semiconductor
products.
Hitachi, Ltd.
Semiconductor & Integrated Circuits.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109
URLNorthAmerica : http:semiconductor.hitachi.com/
For further information write to:
Hitachi Semiconductor
(America) Inc.
179 East Tasman Drive,
San Jose,CA 95134
Tel: <1> (408) 433-1990
Fax: <1>(408) 433-0223
Europe: http://www.hitachi-eu.com/hel/ecg
Asia (Singapore): http://www.has.hitachi.com.sg/grp3/sicd/index.htm
Asia (Taiwan): http://www.hitachi.com.tw/E/Product/SICD_Frame.htm
Asia (HongKong): http://www.hitachi.com.hk/eng/bo/grp3/index.htm
Japan: http://www.hitachi.co.jp/Sicd/indx.htm
Hitachi Asia Ltd.
Taipei Branch Office
3F, Hung Kuo Building. No.167,
Tun-Hwa North Road, Taipei (105)
Tel: <886> (2) 2718-3666
Fax: <886> (2) 2718-8180
Copyright ' Hitachi, Ltd., 1999. All rights reserved. Printed in Japan.
Hitachi Asia (Hong Kong) Ltd.
Group III (Electronic Components)
7/F., North Tower, World Finance Centre,
Harbour City, Canton Road, Tsim Sha Tsui,
Kowloon, Hong Kong
Tel: <852> (2) 735 9218
Fax: <852> (2) 730 0281
Telex: 40815 HITEC HX
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.