Page 1
HD74ACT161/HD74ACT163
Synchronous Presettable Binary Counter
Description
The HD74ACT161 and HD74ACT163 are high-speed synchronous modulo-16 binary counters. They are
synchronously presettable for application in programmable dividers and have two types of Count Enable
inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The
HD74ACT161 have an asynchronous Master Reset input that overrides all other inputs and forces the
outputs Low. The HD74ACT163 has a Synchronous Reset input that overrides counting and parallel
loading and allows the outputs to be simultaneously reset on the rising edge of the clock.
Features
• Synchronous Counting and Loading
• High-Speed Synchronous Expansion
• Typical Count Rate of 125 MHz
• Outputs Source/Sink 24 mA
• HD74ACT161 and HD74ACT163 have TTL-Compatible Inputs
Page 2
HD74ACT161/HD74ACT163
Pin Arrangement
Logic Symbol
CEP
*R
CP
0
P
P1
P2
P3
CEP
GND
PE
P0 P1 P2 P3
1
2
3
4
5
6
7
8
(Top view)
16
15
14
13
12
11
10
CC
V
TC
0
Q
Q1
Q2
Q3
CET
9
PE
CET
CP
0 Q1 Q2 Q3
*R Q
2
TC
• MR for HD74ACT161
*
• SR for HD74AC163/HD74ACT163
Page 3
HD74ACT161/HD74ACT163
Pin Names
CEP Count Enable Parallel Input
CET Count Enable Trickle Input
CP Clock Pulse Input
MR (HD74ACT161) Asynchronous Master Reset Input
SR (HD74ACT163/HD74ACT163) Synchronous Reset Input
P0 to P
3
PE Parallel Enable Input
Q0 to Q
3
TC Terminal Count Output
Functional Description
The HD74ACT161 and HD74ACT163 count in modulo-16 binary sequence. From state 15 (HHHH) they
increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer.
Thus all changes of the Q outputs (except due to Master Reset of the HD74ACT161) occur as a reset of,
and synchronous with, the Low-to-High transition of the CP input signal. The circuits have four
fundamental modes of operation, in order of precedence: asynchronous reset (HD74ACT161),
synchronous reset (HD74ACT163), parallel load, countup and hold. Five control inputs – Master Reste
(MR, HD74ACT161), Synchronous Reset (SR, HD74ACT163), Parallel Enable (PE), Count Enable
Parallel (CEP) and Count Enable Trickle (CET) – determine the mode of operation, as shown in the Mode
Select Table. A Low signal on MR overrides all other inputs and asynchronously forces all outputs Low.
A Low signal on SR overrides counting and parallel loading and allows all outputs to go Low on the next
rising edge of CP. A Low signal on PE overrides counting and allows information on the Parallel Data
(Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With PE and MR (HD74ACT161)
or SR (HD74ACT163) High, CEP and CET permit counting when both are High. Conversely, a Low
signal on either CEP or CET inhibits counting.
Parallel Data Inputs
Flip-Flop Outputs
The HD74ACT161 and HD74ACT163 use D-type edge-triggered flip-flops and changing the SR, PE, CEP
and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup
and hold times, with respect to the rising edge of CP, are observed. The Terminal Count (TC) output is
High when CET is High and counter is in state 15. To implement synchronous multistage counters, the TC
outputs can be used with the CEP and CET inputs in two different ways. The TC output is subject to
decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or
asynchronous reset for flip-flops, counters or registers.
Logic Equations: Count Enable = CEP•CET•PE
TC = Q0•Q1•Q2•Q3•CET
3
Page 4
HD74ACT161/HD74ACT163
Mode Select Table
1
SR*
L X X X Reset (Clear)
H L X X Load (Pn → Qn)
H H H H Count (Increment)
H H L X No change (Hold)
H H X L No change (Hold)
Note: 1. For HD74AC163/HD74ACT163
State Diagram
PE CET CEP
H : High Voltage Level
L : Low Voltage Level
X : Immaterial
01234
Action on the Rising Clock Edge (
)
15
14
13
5
6
7
89101112
4
Page 5
HD74ACT161/HD74ACT163
Block Diagram
0 P1 P2 P3
P
PE
’161 ’163
CEP
CET
MR ’161
Please note that this diagram is provided only for the understanding of logic operations and should not be
used to estimate propagation delays.
CP
SR
’163
’163
ONRY
CP
’161
ONRY
Q
CPCPDD
CD
OO
0
Q0
DETAIL A
DETAIL A DETAIL A DETAIL A
Q
3Q2Q1Q0
TC
DC Characteristics (unless otherwise specified)
Item Symbol Max Unit Condition
Maximum quiescent supply current I
Maximum quiescent supply current I
Maximum additional ICC/input
(HD74ACT161/HD74ACT163)
CC
CC
I
CCT
80 µAV
8.0 µAV
1.5 mA VIN = VCC – 2.1 V, VCC = 5.5 V,
= VCC or ground, VCC = 5.5 V,
IN
Ta = Worst case
= VCC or ground, VCC = 5.5 V,
IN
Ta = 25°C
Ta = Worst case
5
Page 6
HD74ACT161/HD74ACT163
AC Characteristics: HD74ACT161
Item Symbol V
Maximum count
f
max
(V)*1Min Typ Max Min Max Unit
CC
5.0 115 125 — 100 — MHz
frequency
Propagation delay
CP to Q
(PE Input
n
t
PLH
5.0 1.0 5.5 9.5 1.0 10.5 ns
HIGH or LOW)
Propagation delay
CP to Q
(PE Input
n
t
PLH
5.0 1.0 6.0 10.5 1.0 11.5 ns
HIGH or LOW)
Propagation delay
t
PLH
5.0 1.0 7.0 11.0 1.0 12.5 ns
CP to TC
Propagation delay
t
PHL
5.0 1.0 8.0 12.5 1.0 13.5 ns
CP to TC
Propagation delay
t
PLH
5.0 1.0 5.5 8.5 1.0 10.0 ns
CET to TC
Propagation delay
t
PHL
5.0 1.0 6.0 9.5 1.0 10.5 ns
CET to TC
Propagation delay
MR to Q
n
Propagation delay
t
PHL
t
PHL
5.0 1.0 6.0 10.0 1.0 11.0 ns
5.0 1.0 8.0 13.5 1.0 14.5 ns
MR to TC
Note: 1. Voltage Range 5.0 is 5.0 V ± 0.5 V
Ta = +25°C
C
= 50 pF
L
Ta = –40°C to +85°C
CL = 50 pF
6
Page 7
AC Operating Requirements: HD74ACT161
Ta = +25°C
C
L
Item Symbol V
Set-up time, HIGH or LOW
P
to CP
n
Hold time, HIGH or LOW
P
to CP
n
Setup time, HIGH or LOW
t
su
t
h
t
su
MR to CP
Hold time, HIGH or LOW
t
h
MR to CP
Setup time, HIGH or LOW
t
su
PE to CP
Hold time, HIGH or LOW
t
h
PE to CP
Setup time, HIGH or LOW
t
su
CEP or CET to CP
Hold time, HIGH or LOW
t
h
CEP or CET to CP
Clock pulse width (Load)
t
w
HIGH or LOW
Clock pulse width (Count)
t
w
HIGH or LOW
MR pulse width, LOW t
Recovery time MR to CP t
w
rec
Note: 1. Voltage Range 5.0 is 5.0 V ± 0.5 V
(V)*1Typ Guaranteed Minimum Unit
CC
5.0 4.0 9.5 11.5 ns
5.0 –5.0 0 0 ns
5.0 4.0 8.5 9.5 ns
5.0 –5.5 –0.5 –0.5 ns
5.0 4.0 8.5 9.5 ns
5.0 –5.5 –0.5 –0.5 ns
5.0 2.5 5.5 6.5 ns
5.0 –3.0 0 0 ns
5.0 2.0 3.0 3.5 ns
5.0 2.0 3.0 3.5 ns
5.0 3.0 3.0 7.5 ns
5.0 0 0 0.5 ns
= 50 pF
HD74ACT161/HD74ACT163
Ta = –40°C
to +85°C
CL = 50 pF
Capacitance
Item Symbol Typ Unit Condition
Input capacitance C
Power dissipation capacitance C
IN
PD
4.5 pF VCC = 5.5 V
45.0 pF VCC = 5.0 V
7
Page 8
HD74ACT161/HD74ACT163
AC Characteristics: HD74ACT163
Item Symbol V
Maximum count
f
max
(V)*1Min Typ Max Min Max Unit
CC
5.0 120 128 — 105 — MHz
frequency
Propagation delay
CP to Q
(PE Input
n
t
PLH
5.0 1.0 5.5 10.0 1.0 11.0 ns
HIGH or LOW)
Propagation delay
CP to Q
(PE Input
n
t
PHL
5.0 1.0 6.0 11.0 1.0 12.0 ns
HIGH or LOW)
Propagation delay
t
PLH
5.0 1.0 7.0 11.5 1.0 13.5 ns
CP to TC
Propagation delay
t
PHL
5.0 1.0 8.0 13.5 1.0 15.0 ns
CP to TC
Propagation delay
t
PLH
5.0 1.0 5.5 9.0 1.0 10.5 ns
CET to TC
Propagation delay
t
PHL
5.0 1.0 6.0 10.0 1.0 11.0 ns
CET to TC
Note: 1. Voltage Range 5.0 is 5.0 V ± 0.5 V
Ta = +25°C
C
= 50 pF
L
Ta = –40°C to +85°C
CL = 50 pF
8
Page 9
AC Operating Requirements: HD74ACT163
Ta = +25°C
C
L
Item Symbol V
Set-up time, HIGH or LOW
P
to CP
n
Hold time, HIGH or LOW
P
to CP
n
Setup time, HIGH or LOW
t
su
t
h
t
su
SR to CP
Hold time, HIGH or LOW
t
h
SR to CP
Setup time, HIGH or LOW
t
su
PE to CP
Hold time, HIGH or LOW
t
h
PE to CP
Setup time, HIGH or LOW
t
su
CEP or CET to CP
Hold time, HIGH or LOW
t
h
CEP or CET to CP
Clock pulse width (Load)
t
w
HIGH or LOW
Clock pulse width (Count)
t
w
HIGH or LOW
Note: 1. Voltage Range 5.0 is 5.0 V ± 0.5 V
(V)*1Typ Guaranteed Minimum Unit
CC
5.0 4.0 10.0 12.0 ns
5.0 –5.0 0.5 0.5 ns
5.0 4.0 10.0 11.5 ns
5.0 –5.5 –0.5 –0.5 ns
5.0 4.0 8.5 10.5 ns
5.0 –5.5 –0.5 0 ns
5.0 2.5 5.5 6.5 ns
5.0 –3.0 0 0.5 ns
5.0 2.0 3.5 3.5 ns
5.0 2.0 3.5 3.5 ns
= 50 pF
HD74ACT161/HD74ACT163
Ta = –40°C
to +85°C
CL = 50 pF
Capacitance
Item Symbol Typ Unit Condition
Input capacitance C
Power dissipation capacitance C
IN
PD
4.5 pF VCC = 5.5 V
45.0 pF VCC = 5.0 V
9
Page 10
19.20
20.00 Max
16 9
1.3
Unit: mm
6.30
7.40 Max
81
1.11 Max
2.54 ± 0.25
0.48 ± 0.10
5.06 Max
2.54 Min
0.51 Min
Hitachi Code
JEDEC
EIAJ
Weight
7.62
+ 0.13
0.25
– 0.05
0° – 15°
(reference value)
DP-16
Conforms
Conforms
1.07 g
Page 11
16
Unit: mm
10.06
10.5 Max
9
5.5
1
0.80 Max
1.27
*0.42 ± 0.08
0.40 ± 0.06
*Dimension including the plating thickness
Base material dimension
8
0.12
0.10 ± 0.10
0.15
M
2.20 Max
7.80
0.20 ± 0.04
*0.22 ± 0.05
0.70 ± 0.20
Hitachi Code
JEDEC
EIAJ
(reference value)
Weight
+ 0.20
– 0.30
1.15
0° – 8°
FP-16DA
—
Conforms
0.24 g
Page 12
16
Unit: mm
9.9
10.3 Max
9
1
1.27
0.635 Max
*0.42 ± 0.08
0.40 ± 0.06
*Dimension including the plating thickness
Base material dimension
8
0.25
+ 0.11
– 0.04
0.14
0.15
3.95
1.75 Max
M
6.10
1.08
0.20 ± 0.03
*0.22 ± 0.03
+ 0.67
0.60
– 0.20
Hitachi Code
JEDEC
EIAJ
Weight
+ 0.10
– 0.30
0° – 8°
(reference value)
FP-16DN
Conforms
Conforms
0.15 g
Page 13
16 9
18
+ 0.08
*0.22
– 0.07
0.20 ± 0.06
5.00
5.30 Max
0.65 Max
0.65
0.13
Unit: mm
4.40
1.0
M
6.40 ± 0.20
0.10
1.10 Max
*Dimension including the plating thickness
Base material dimension
0.15 ± 0.04
*0.17 ± 0.05
+0.03
–0.04
0.07
0° – 8°
Hitachi Code
JEDEC
EIAJ
(reference value)
Weight
0.50 ± 0.10
TTP-16DA
—
—
0.05 g
Page 14
Cautions
1. Hitachi neither warrants nor grants licenses of any rights of Hitachi’s or any third party’s patent,
copyright, trademark, or other intellectual property rights for information contained in this document.
Hitachi bears no responsibility for problems that may arise with third party’s rights, including
intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have
received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However,
contact Hitachi’s sales office before using the product in an application that demands especially high
quality and reliability or where its failure or malfunction may directly threaten human life or cause risk
of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation,
traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly
for maximum rating, operating supply voltage range, heat radiation characteristics, installation
conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used
beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable
failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other
consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without
written approval from Hitachi.
7. Contact Hitachi’s sales office for any questions regarding this document or Hitachi semiconductor
products.
Hitachi, Ltd.
Semiconductor & Integrated Circuits.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109
URL NorthAmerica : http:semiconductor.hitachi.com/
For further information write to:
Hitachi Semiconductor
(America) Inc.
179 East Tasman Drive,
San Jose,CA 95134
Tel: <1> (408) 433-1990
Fax: <1>(408) 433-0223
Europe : http://www.hitachi-eu.com/hel/ecg
Asia (Singapore) : http://www.has.hitachi.com.sg/grp3/sicd/index.htm
Asia (Taiwan) : http://www.hitachi.com.tw/E/Product/SICD_Frame.htm
Asia (HongKong) : http://www.hitachi.com.hk/eng/bo/grp3/index.htm
Japan : http://www.hitachi.co.jp/Sicd/indx.htm
Hitachi Europe GmbH
Electronic components Group
Dornacher Stra§e 3
D-85622 Feldkirchen, Munich
Germany
Tel: <49> (89) 9 9180-0
Fax: <49> (89) 9 29 30 00
Hitachi Europe Ltd.
Electronic Components Group.
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA, United Kingdom
Tel: <44> (1628) 585000
Fax: <44> (1628) 778322
Hitachi Asia Pte. Ltd.
16 Collyer Quay #20-00
Hitachi Tower
Singapore 049318
Tel: 535-2100
Fax: 535-1533
Hitachi Asia Ltd.
Taipei Branch Office
3F, Hung Kuo Building. No.167,
Tun-Hwa North Road, Taipei (105)
Tel: <886> (2) 2718-3666
Fax: <886> (2) 2718-8180
Copyright ' Hitachi, Ltd., 1999. All rights reserved. Printed in Japan.
Hitachi Asia (Hong Kong) Ltd.
Group III (Electronic Components)
7/F., North Tower, World Finance Centre,
Harbour City, Canton Road, Tsim Sha Tsui,
Kowloon, Hong Kong
Tel: <852> (2) 735 9218
Fax: <852> (2) 730 0281
Telex: 40815 HITEC HX
Loading...