CS5320/21/22
24-Bit Variable Bandwidth A/D Converter Chipset
Features
l CMOS A/D Converter Chipset
l Dynamic Range
- 130 dB @ 25 Hz Bandwidth
- 121 dB @ 411 Hz Bandwidth
l Delta-Sigma Archite c ture
- Fourth-Order Modulator
- Variable Oversampling: 64X to 4096X
- Internal Track-and-Hold Amplifier
l CS5321 Signal- to-Distortion: 115 dB
l Clock Jitter Tolerant Architecture
l Input Voltage Range: +4.5 V
l Flexible Filter Chip
- Hardware or Software Selectable Options
- Seven Selectable Filter Corners (-3 dB)
Frequencies: 25, 51, 102, 205, 411, 824 and
1650 Hz
l Low Power Dissipation: <100 mW
Description
The CK5320 and CK5321 Chipsets function as a unique
A/D converter intended for very high resolution measurement of signals belo w 15 00 Hz. The CK 5320 Ch ipset is
a cost effective com mercial grade solution for appl ications which require a high dynamic range A/D converter.
The chipsets perform sampling, A/D conversion, and
anti-alias filtering.
The CS5320 and CS5321 use Delta-S igma modulation
to produce highly accurate conversions. The ∆Σ modulator oversamples, virtually eliminating the need for
external analog anti-alias filters. The CS5322 linearphase FIR digital filter decim ates the output to any on e
of seven selectable update periods: 16, 8, 4, 2, 1, 0.5
and 0.25 millisecon ds . Data i s ou tput fr om t he di git al fi lter in a 24-bit serial format.
ORDERING INFORMATION*
Chip Sets Kits
CS5320-KL & CS5322-KL CK5320-KL1
CS5321-BL & CS5322-KL CK5321-KL1
CS5321-BL & CS5322-BL CK5321-BL1
CS5320/21 CS5322
V
AINR
AIN+
AIN-
VREF+
VREF-
dd1
V
ss1
AGND
Analog
Modulator
V
V
ss2
dd2
DGND
Preliminary Product Information
P.O. Box 17847, Austin, Texas 78760
(512) 445 7222 FAX: (512) 445 7581
http://www.cirrus.com
* Refer to Table 5
R/W
CSCLKINSYNCVD+
LPWR
OFST
MDAT A
HBR
This document contains information for a new product.
Cirrus Logic reserves the right to modify this product without notice.
RESET
MSYNC
MFLG
MCLK
MDAT A
VD+
DGND
CSEL
H/S
TDATA PWDN USEOR DGND
Copyright Cirrus Logic, Inc. 1999
(All Rights Reserved)
Digital
Filter
RSEL
SCLK
SID
SOD
ERROR
DRDY
ORCAL
DECA
DECB
DECC
DS454PP1
OCT ‘99
1
TABLE OF CONTENTS
1. CHARACTERISTICS AND SPECIFICATIONS............................. ...... ....... ..... 4
CS5320 AND CS5321 ANALOG CHARACTERISTICS ............................. 4
CS5320 AND CS5321 SWITCHING CHARACTERISTICS ........................ 6
CS5320 AND CS5321 DIGITAL CHARACTERISTICS .............................. 7
CS5320 AND CS5321 RECOMMENDED OPERATION CONDITIONS ....7
CS5320 AND CS5321 ABSOLUTE MAXIMUM RATINGS ......................... 7
CS5322 FILTER CHARACTERISTICS ......................................................8
CS5322 POWER SUPPLY .......................................................................10
CS5322 SWITCHING CHARACTERISTICS ............................................ 10
CS5322 DIGITAL CHARACTERISTICS ...................................................15
CS5322 RECOMMENDED OPERATION CONDITIONS ......................... 15
CS5322 ABSOLUTE MAXIMUM RATINGS ............................................. 15
2. GENERAL DESCRIPTION ............................................................................16
2.1. Analog Input ......................................................................................18
2.2. The OFST Pin.................................................................................... 18
2.3. Input Range and Overrange Conditions ............................................19
2.4. Voltage Reference.............................................................................20
2.5. Clock Source ..................................................................................... 20
2.6. Low Power Mode...............................................................................21
2.7. Digital Interface and Data Format...................................................... 21
2.8. Performance......................................................................................22
2.9. Power Supply Considerations............................................................ 23
2.10. Power Supply Rejection Ratio.........................................................23
2.11. RESET Operation............................................................................23
2.12. Power-down Operation.................................................................... 23
2.13. SYNC Operation..............................................................................24
2.14. Serial Read Operation.....................................................................24
2.15. Serial Write Operation ..................................................................... 25
2.16. Offset Calibration Operation............................................................25
2.17. Status Bits .......................................................................................26
2.18. Board Layout Considerations .......................................................... 28
3. CS5320/21 PIN DESCRIPTIONS ..................................................................29
Power Supplies ......................................................................................... 29
Analog Inputs ............................................................................................ 29
Digital Inputs ............................................................................................. 30
Digital Outputs ..........................................................................................30
CS5320/21/22
Contacting Cirrus Logic Support
For a complete listing of Direct Sales, Distributor, and Sales Representative contacts, visit the Cirrus Logic web site at:
http://www.cirrus.com/corporate/contacts/
Preliminary product inf o rmation describes products whi ch are in production, b ut f or whi c h ful l characterization data i s not yet available. Advance p roduct information describes products which are in development and subject to development changes. Cirrus Logic, Inc. has made best efforts to ensure that the information
contained in this document i s accurat e and reli able. However , t he infor mation is subje ct to chang e without noti ce and is provi d ed “AS IS” without warrant y of
any kind (express or implied). No responsibility is assumed by Cirrus Logic, Inc. for the use of this information, nor for infringements of patents or other ri g ht s
of third parties. This document is the pro perty of Cirrus Logi c, Inc. and i mplie s no licen se under patents, copyrights, tr ademarks, or trade secre ts. No part of
this publication may be copied, reproduced , stored in a retrieval system, or transmitted, in any form or by any means (electronic, mechanical, photographic, or
otherwise) without the pr i or writ ten consent of Cirrus Logic, Inc. It e ms f rom any Ci rrus L ogi c websi t e or disk may be printed for use by the user. However, no
part of the printout or electronic files may be copied, reproduced, stored in a retrieval system, or transmitted, in any form or by any means (electronic, mechanical,
photographic, or otherwise) without the prior written consent of Cirrus Logic, Inc. Furthermore, no part of this publication may be used as a basis for manufacture
or sale of any items without the prior written consent of Cirrus Logic, Inc. The names of products of Cirrus Logic, Inc. or other vendors and suppliers appearing
in this document may be trademarks or service marks of their respective owners which may be registered in some jurisdictions. A list of Cirrus Logic, Inc. trademarks and service marks can be found at http://www.cirrus.com.
2 DS454PP1
4. CS5322 PIN DESCRIPTIONS ... ....... ...... ....... ...... ...... ....... ............................. 31
Power Supplies ........................................................................................ 31
Digital Outputs .......................................................................................... 31
Digital Inputs ............................................................................................. 32
5. ORDERING INFORMATION ......................... ...... ...... ....... ...... ....... ...... ....... ... 34
6. PARAMETER DEFINITIONS......................................................................... 35
7. PACKAGE DIMENSIONS ............................................................................. 36
LIST OF FIGURES
Figure 1. Rise and Fall Times ..................................................................................... 6
Figure 2. CS5320 and CS5321 Interface Timing, HBR=1 .......................................... 6
Figure 3. CS5322 Filter Response ............................................................................. 8
Figure 4. CS5322 Digital Filter Passband Ripple f
Figure 5. CS5322 Digital Filter Passband Ripple f
Figure 6. CS5322 Digital Filter Passband Ripple f
Figure 7. CS5322 Digital Filter Passband Ripple f
Figure 8. CS5322 Digital Filter Passband Ripple f
Figure 9. CS5322 Digital Filter Passband Ripple f
Figure 10. CS5322 Digital Filter Passband Ripple f
Figure 11. CS5322 Impulse Response f
Figure 12. CS5322 Impulse Response f
Figure 13. CS5322 Serial Port Timing ...................................................................... 11
Figure 14. TDATA Setup/Hold Timing ...................................................................... 12
Figure 15. DRDY Timing .......................................................................................... 13
Figure 16. RESET Timing ......................................................................................... 13
Figure 17. CS5320/21/CS5322 Interface Timing ...................................................... 14
Figure 18. CS5320/21 Block Diagram ...................................................................... 16
Figure 19. CS5322 Block Diagram ........................................................................... 17
Figure 20. System Connection Diagram ................................................................... 19
Figure 21. 4.5 Voltage Reference with two filter options .......................................... 20
Figure 22. 1024 Point FFT Plot with -20 dB Input, 100 Hz Input, ten averages ....... 22
Figure 23. 1024 Point FFT Plot with Full Scale Input, 100 Hz Input, ten averages .. 22
Figure 24. 1024 Point FFT Plot with Full Scale Input, 100 Hz Input, ten averages .. 22
CS5320/21/22
= 62.5 Hz .............................. ..... 8
0
= 125 Hz ................................... 8
0
= 250 Hz .............................. ..... 8
0
= 500 Hz ................................... 9
0
= 1000 Hz ................................. 9
0
= 2000 Hz ................................. 9
0
= 4000 Hz ............................... 9
= 62.5 Hz ................................................... 9
0
= 1000 Hz .................................................. 9
0
0
LIST OF TABLES
Table 1. Output Coding for the CS5320/21 and CS5322 Combination ................. 21
Table 2. Configuration Data Bits ............................................................................ 24
Table 3. Status Data (from the SOD Pin) ............................................................... 26
Table 4. Bandwidth Selection: Truth Table ............................................................ 27
Table 5. Detailed Ordering Information .................................................................. 34
DS454PP1 3
1. CHARACTERISTICS AND SPECIFICATIONS
CS5320/21/22
CS5320 AND CS5321 ANALOG CHARACTERISTICS (T
, V
V
dd1
= +5V; VD+ = 5V; AGND = DGND = 0V; HBR = V
dd2
LPWR = 0, MCLK = 1.024 MHz; Device connected as
dd
= (See Note 1); V
A
ss1
, V
ss2
= -5V;
shown in Figure 20, CS5322 used for filtering; Logic 1 = VD+, Logic 0 = 0V; unless otherwise specified.)
CS5320 CS5321
Parameter*
Symbol Min T yp Max Min Typ Max Unit
Dynamic Performance
Dynamic Range (Note 2)
HBR = 1 f
OFST = 1 f
HBR = 0 f
OFST = 1 f
= 4000 Hz
O
= 2000 Hz
O
= 1000 Hz
f
O
= 500 Hz
f
O
= 250 Hz
f
O
= 125 Hz
f
O
= 62.5 Hz
f
O
= 4000 Hz
O
= 2000 Hz
O
= 1000 Hz
f
O
= 500 Hz
f
O
= 250 Hz
f
O
= 125 Hz
f
O
= 62.5 Hz
f
O
Signal-to-Distortion (Note 3)
HBR = 1
HBR = 0
DR
SDR
-
103
-
118
113
121
-
124
-
127
-
129
-
130
-
-
-
-
-
-
-
99
115
118
121
124
126
127
100-110
120
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
116
-
-
-
-
-
-
-
-
-
-
-
100
110
103
118
121
124
127
129
130
99
115
118
121
124
126
127
115
120
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
Intermodulation Distorti on (Note 4) IMD - 105 - - 110 - dB
dc Accuracy
Full Scale Error (Note 5) FSE - 1 - - 1 - %
Full Scale Drift (Note 5,6) TC
Offset (Note 5) V
FS
ZSE
-5--5-
-10 --10 -mV
ppm/°C
Offset after Calibration (Note 7) - ±100 - - ±100 - µV
Offset Calibration Range (Note 8) - 100 - - 100 - %F.S.
Offset Drift (Note 5,6) TC
ZSE
Notes: 1. CS5320-KL and CS5322-KL are guaranteed from 0
-60- -60-µV/°C
o
to 70o C. CS5322-BL is guaranteed from -40o to
+85o C. CS5321-BL is guaranteed from -55o to +85o C.
= CS5322 output word rate. Refer to “CS5322 FILTER CHARACTERISTICS” on page 8 for details
2. f
O
on the FIR Filter.
3. Characterized with full scale input signal of 50 Hz; fo = 500 Hz.
4. Characterized with input signals of 30 Hz and 50 Hz, each 6 dB down from full scale with fo = 1000 Hz.
5. Specification is for the parameter over the specified temperature range and is for the CS5320/21 device
only (VREF = +4.5 V). It does not include the effects of external components; OFST = 0.
6. Drift specifications are guaranteed by design and/or characterization.
7. The offset after calibration specification applies to the effective offset voltage for a ±4.5 volt input to the
CS5320/21 modulator, but is relative to the output digital codes from the CS5322 after ORCAL and
USEOR have been made active.
8. The CS5322 offset calibration is performed digitally and includes ± full scale (±4.5 volts into
CS5320/21). Calibration of offsets greater than ±5% of full scale will begin to subtract from the dynamic
range.
4 DS454PP1
CS5320/21/22
CS5320 AND CS5321 ANALOG CHARACTERISTICS (Continued)
CS5320/21
Parameter*
Input Characteristics
Input Signal Frequencies (Note 9) BW dc - 1500 Hz
Input Voltage Range (Note 10) V
Input Overrange Voltage (Note 10) I
Power Supplies
DC Power Supply Currents (Note 11)
LPWR = 0 Positive Supplies
Negative Supplies
LPWR = 1 Positive Supplies
Negative Supplies
Power Consumption (Note 11)
Normal Operating Mode (Note12)
Lower Power Mode (Note 13)
Power Down P
Power Supply Rejection (dc to 128 kHz) (Note 14) PSR - 60 - dB
Symbol Min Typ Max Unit
-4.5 - +4.5 V
--5%F.S.
-
-
-
-
5.5
5.5
3.0
3.0
55
30
7.5
7.5
4.5
4.5
75
45
mA
mA
mA
mA
mW
mW
-2-mW
OVR
P
DN
P
IN
DL
D
Notes: 9. The upper bandwidth limit is determined by the CS5322 digital filter.
10. This input voltage range is for the configuration shown in Figure 20, the System Connection Diagram,
and applies to signal from dc to f3 Hz. Refer to CS5322 Filter Characteristics for the values of f3.
11. All outputs unloaded. All logic inputs forced to V
or GND respectively.
dd
12. LPWR = 0.
13. The CS5321 power dissipation can be reduced under the following conditions:
a) LPWR=1; MCLK=512kHz, HBR=1
b) LWPR=1; MCLK=1.024MHz, HBR=0
14. Characterized with a 100 mVp-p sine wave applied separately to each supply.
* Refer to Parameter Definitions (immediately following pin descriptions at the end of this data sheet).
Specifications are subject to change without notice.
DS454PP1 5
CS5320/21/22
V
V
V
V
CS5320 AND CS5321 SWITCHING CHARACTERISTICS (T
, V
5V ± 5%; V
ss1
= -5V ± 5%; Inputs: Logic 0 = 0V Logic 1 = V+; CL = 50 pF (Note 15))
ss2
= (See Note 1); V
A
dd1
, V
Parameter Symbol Min T yp Max Units
MCLK Frequency (Note 16) f
c
0.250 1.024 1.2 MHz
MCLK Duty Cycle 40 - 60 %
MCLK Jitter (In-band) - - 300 ps
Rise Times: Any Digital Input (Note 17)
Any Digital Output
Fall Times: Any Digital Input (Note 17)
Any Digital Output
MSYNC Setup Time to MCLK rising t
MSYNC Hold Time after MCLK rising t
MCLK rising to Valid MFLG t
MCLK rising to Valid MDATA t
t
risein
t
riseout
t
fallin
t
fallout
mss
msh
mfh
mdv
-
-
-
-
50
50
-
100
200
-
100
200
20 - - ns
20 - - ns
-140255ns
-170300ns
Notes: 15. Guaranteed by design, characterization, or test.
16. If MCLK is removed, the modulator will enter the power down mode.
17. Excludes MCLK input. MCLK should be driven with a signal having rise and fall times of 25 ns or faster.
t
risein
t
fallin
t
riseout
t
fallout
dd2
ns
ns
ns
ns
=
MCLK
MSYNC
MDATA
MFLG
t
mss
4.0
1.0
Figure 1. Rise and Fall Times
t
msh
t
mdv
VALID DATA
t
t
4.6
0.4
mdv
VALID DATA
mfh
Figure 2. CS5320 and CS5321 Interface Timing, HBR=1
6 DS454PP1
CS5320/21/22
CS5320 AND CS5321 DIGITAL CHARACTERISTICS (T
= (See Note 1); V
A
dd1
= V
dd2
=
5.0V ± 5%; GND = 0V; measurements performed under static conditions)
Parameter Symbol Min Typ Max Units
High-Level Input Drive Voltage (Note 18) V
Low-Level Input Drive Voltage (Note 18) V
High-Level Output Voltage IOUT = -40 µA (Note 19) V
Low-Level Output Voltage IOUT = +40 µA (Note 19) V
Input Leakage Current I
Digital Input Capacitance C
Digital Output Capacitance C
IH
IL
OH
OL
LKG
IN
OUT
(Vdd)-0.6 - - V
--1.0V
(Vdd)-0.3 - - V
--0.3V
--±10µA
-9-pF
-9-pF
Notes: 18. Device is intended to be driven with CMOS logic levels.
19. Device is intended to be interfaced to CMOS logic. Resistive loads are not recommended on these pins.
CS5320 AND CS5321 RECOMMENDED OPERATION CONDITIONS (Voltages with
respect to GND = 0V, See Note 20)
Parameter Symbol Min Typ Max Units
DC Supply: Positive
Negative
Ambient Operating Temperature -KL
-BL
V
dd1,Vdd2
V
ss1,Vss2
T
T
4.75
-4.75
A
A
0
-55
5.0
-5.0
-
-
5.25
-5.25
+70
+85
V
V
°C
°C
Notes: 20. The maximum voltage differential between the Positive Supply of the CS5320/21 and the Positive
Digital Supply of the CS5322 must be less than 0.25V.
CS5320 AND CS5321 ABSOLUTE MAXIMUM RATINGS * (Voltages with respect to
GND = 0V)
Parameter Symbol Min Max Units
DC Supply: Positive
Negative
V
dd1,Vdd2
V
ss1,Vss2
Input Current, Any Pin Except Supplies (Note 21) I
Output Current I
Total Power (all supplies and outputs) P
Digital Input Voltage V
Storage Temperature T
in
out
t
IND
stg
-0.3
+0.3
- ±10 mA
-25mA
-1W
-0.3 (Vdd)+0.3 V
-65 150 °C
Notes: 21. Transient currents of up to 100 mA will not cause SCR latch up.
*WARNING: Operation beyond these limits may result in permanent damage to the device. Normal operation is
not guaranteed at these extremes.
6.0
-6.0
V
V
DS454PP1 7
CS5320/21/22
CS5322 FILTER CHARACTERISTICS (T
= (See Note 1); VD+ = 5.0V; GND = 0V;
A
CLKIN = 1.024 MHz; transfer function shown in Figure 3; unless otherwise specified.)
Output Word Rate
(Hz)
f
0
4000
2000
1000
500
250
125
62.5
Notes: 22. G
= -130 dB for all Output Word Rates.
SB
Passband f1
(Hz)
1500
750
375
187.5
93.8
46.9
23.4
Passband Flatness
RPB (dB)
0.2
0.04
0.08
0.1
0.1
0.1
0.1
-3dB Freq. f2
(Hz)
1652.5
824.3
411.9
205.9
102.9
51.5
25.7
Stopband f3 (Hz)
(Note 22)
31.25
dB
0
-3
G
SB
2000
1000
500
250
125
62.5
Group Delay
(ms)
7.25
14.5
29
58
116
232
464
-130
f1 f2 f3 f
Figure 3. CS5322 Filter Response Figure 4. CS5322 Digital Filter Passband Ripple
Figure 5. CS5322 Digital Filter Passband Ripple
= 125 Hz
f
0
= 62.5 Hz
f
0
Figure 6. CS5322 Digital Filter Passband Ripple
f0 = 250 Hz
8 DS454PP1
CS5320/21/22
1 8 15 22 29 36 43 50 57
Time (# of Output Words)
-5,250,000
-5,243,750
-5,237,500
-5,231,250
-5,225,000
-5,218,750
-5,212,500
-5,206,250
Digital Output Code
-5,240,723
7
Figure 7. CS5322 Digital Filter Passband Ripple
= 500 Hz
f
0
Figure 9. CS5322 Digital Filter Passband Ripple
= 2000 Hz
f
0
Figure 8. CS5322 Digital Filter Passband Ripple
f0 = 1000 Hz
Figure 10. CS5322 Digital Filter Passband Ripple
f0 = 4000 Hz
-5,206,250
-5,212,500
-5,208,328
-5,218,750
-5,225,000
-5,231,250
Digital Output Code
-5,237,500
-5,243,750
Figure 11. CS5322 Impulse Response,
= 62.5 Hz
f
0
-5,250,000
1 8 15 22 29 36 43 50 5
Time (# of Output Words)
Figure 12. CS5322 Impulse Response,
f0 = 1000 Hz
DS454PP1 9
CS5320/21/22
CS5322 POWER SUPPLY (T
= (See Note 1); VD+ = 5V; CLKIN = 1.024 MHz)
A
CS5322-K CS5322-B
Parameter
Min Typ Max Min Typ Max Unit
Power Supply Current: ID+ (Note 11) - 2.2 4 - 2.2 4 mA
Power Dissipation: (Note 11)
PWDN Low
PWDN High
CS5322 SWITCHING CHARACTERISTICS (T
Inputs: Logic 0 = 0V Logic 1 = VD+; C
= 50 pF (Note 23)
L
-
-
11
0.6
20
2.5
= (See Note 1); VD+ = 5V ± 5%; DGND = 0V;
A
-
-
11
0.6
20
2.5
mW
mW
Parameter Symbol Min Typ Max Units
CLKIN Frequency f
c
0.512 1.024 1.2 MHz
CLKIN Duty Cycle 40 - 60 %
Rise Times: Any Digital Input
Any Digital Output
Fall Times: Any Digital Input
Any Digital Output
t
t
rise
fall
-
-
-
-
50
50
-
100
100
-
100
100
Serial Port Read Timing
DRDY to Data Valid t
RSEL Setup Time before Data Valid t
Read Setup before CS
Active t
Read Active to Data Valid t
SCLK rising to New SOD bit t
SCLK Pulse Width High t
SCLK Pulse Width Low t
SCLK Period t
SCLK falling to DRDY falling t
CS
High to Output Hi-Z t
Read Hold Time after CS
Inactive t
Read Select Setup to SCLK falling t
ddv
rss
rsc
rdv
rdd
rph
rpl
rsp
rst
rch
rhc
rds
- - 25 ns
50 - - ns
20 - - ns
- - 50 ns
- - 50 ns
30 - - ns
30 - - ns
100 - - ns
- - 50 ns
- - 20 ns
20 - - ns
20 - - ns
Serial Port Write Timing
Write Setup Before CS Activ e t
SCLK Pulse Width Low t
SCLK Pulse Width High t
SCLK Period t
Write Setup Time to First SCLK falling t
Data Setup Time to First SCLK falling t
Write Select Hold Time after SCLK falling t
Write Hold Time after CS
Inactive t
Data Hold Time after SCLK falling t
wsc
wpl
wph
wsp
wws
wds
wwh
whc
wdh
20 - - ns
30 - - ns
30 - - ns
100 - - ns
20 - - ns
20 - - ns
20 - - ns
20 - - ns
20 - - ns
ns
ns
ns
ns
23. Guaranteed by design, characterization and/or test.
10 DS454PP1
RSEL
CS5320/21/22
t
rss
DRDY
R/W
CS
SOD
SCLK
t
ddv
t
rsc
t
rdv
Hi-Z
MSB
t
rph
t
rds
MSB-1
t
rdd
t
rpl
LSB+1
t
rsp
Serial Port Read Timing
(R/W
= 1, CS = 0, RSEL = 1 DRDY Does not toggle if reading status, RSEL = 0)
LSB
t
rst
Hi-Z
t
t
rch
rhc
CS
t
t
wsc
whc
R/W
t
t
wws
wph
t
wwh
SCLK
t
wsp
t
wdh
MSB-1
t
LSB+1
wpl
LSB
SID
t
wds
MSB
Serial Port Write Timing
Figure 13. CS5322 Serial Port Timing
DS454PP1 11
CS5322 SWITCHING CHARACTERISTICS (continued)
Parameter Symbol Min Typ Max Units
Test Data (TDATA) Timing
SYNC Setup Time to CLKIN rising t
SYNC Hold Time after CLKIN rising t
TDATA Setup Time to CLKIN rising after SYNC t
TDATA Hold Time after CLKIN rising t
ORCAL Setup Time to CLKIN rising t
ORCAL Hold Time after CLKIN rising t
DRDY Timing
CLKIN rising to DRDY falling t
CLKIN falling to DRDY rising t
CLKIN rising to ERROR change t
RESET Timing
RESET Setup Time to CLKIN rising t
RESET Hold Time after CLKIN rising t
SYNC Setup Time to CLKIN rising t
SYNC Hold Time after CLKIN rising t
ss
sh
tds
tdh
os
oh
df
dr
ec
rs
rh
ss
sh
CS5320/21/22
20 - - ns
20 - - ns
-20-ns
-150-ns
20 - - ns
20 - - ns
-140-ns
-150-ns
-140-ns
20 - - ns
20 - - ns
20 - - ns
20 - - ns
CLKIN
SYNC
ORCAL
LSYNC*
TDATA
FILTER
SAMPLES
DATA
t
tds
sh
t
oh
t
rdh
VALID VALID
t
ss
t
os
t
Figure 14. TDATA Setup/Hold Timing
t
tds
t
tdh
12 DS454PP1
CLKIN
SYNC
LSYNC*
CS5320/21/22
DRDY
ERROR
*Note: For o ve rwrite cas e, DRDY w ill remain high.
Figure 15. DRDY Timing
CLKIN
t
t
rs
t
df
rh
t
dr
t
ec
RESET
t
t
ss
SYNC
Figure 16. RESET Timing
DS454PP1 13
sh
CS5320/21/22
CS5322 SWITCHING CHARACTERISTICS (continued)
Parameter Symbol Min Typ Max Units
MCLK Frequency (Note 24) f
c
MCLK Duty Cycle 40 - 60 %
Rise Times: Any Digital Input (Note 25)
t
rise
Any Digital Output
Fall Times: Any Digital Input (Note 25)
t
fall
Any Digital Output
SYNC Setup Time to CLKIN rising t
SYNC Hold Time after CLKIN rising t
CLKIN edge to MCLK edge t
MCLK rising to Valid MDATA t
MSYNC Delay from MCLK rising (Note 26) t
ss
sh
mss
msh
msd
Notes: 24. If MCLK is removed, the modulator will enter the power down mode.
25. Excludes MCLK input. MCLK should be driven with a signal having rise and fall times of 25 ns or faster.
26. Only the rising edge of MSYNC relative to MCLK is used to synchronize the device. MSYNC can return
low at any time as long as it remains high for at least one MCLK cycle.
0.512 1.024 1.1 MHz
-
-
-
-
50
50
-
100
200
-
100
200
20 - - ns
20 - - ns
-30-ns
-50-ns
-90-ns
ns
ns
ns
ns
CLKIN
SYNC
LSYNC*
MCLK
MSYNC
MDATA
FILTER
SAMPLES
DATA
MFLG
t
t
msd
sh
t
mss
t
msh
t
msd
t
msh
VALID DATA VALID DATA
t
ss
* Internal timing signal genera ted in the CS5 322
Figure 17. CS5320/21/CS5322 Interface Timing
14 DS454PP1
CS5320/21/22
CS5322 DIGITAL CHARACTERISTICS (T
= (See Note 1); VD+ = 5.0V ± 5%; GND = 0V;
A
measurements performed under static conditions)
Parameter Symbol Min Typ Max Units
High-Level Input Drive Voltage V
Low-Level Input Drive Voltage V
IH
IL
(VD+)-0.3 - - V
--0.3V
High-Level Input Threshold (Note 27) (VD+)-1.0 - - V
Low-Level Input Threshold (Note 27) - - 1.0 V
High-Level Output Voltage IOUT = -40µA (Note 28) V
Low-Level Output Voltage IOUT = +1.6 mA (Note 28) V
Input Leakage Current All pins except MFLG, SOD I
Three-State Leakage Current I
Digital Input Capacitance C
Digital Output Capacitance C
OH
OL
LKG
OZ
IN
OUT
(VD+)-0.6 - - V
--0.4V
--±10µA
--±10µA
-9-pF
-9-pF
Notes: 27. Device is intended to be driven with CMOS logic levels.
28. Device is intended to be interfaced to CMOS logic. Resistive loads are not recommended on these pins.
CS5322 RECOMMENDED OPERATION CONDITIONS (Voltages with respect to GND = 0V)
Parameter Symbol Min Typ Max Units
DC Supply: (Note 29)
Positive
Negative
Ambient Operating Temperature -KL
-BL
VD+
VD-
T
A
T
A
4.75
-4.75
0
-40
5.0
-5.0
-
-
5.25
-5.25
+70
+85
V
V
°C
°C
Notes: 29. The maximum voltage differential between the Positive Supply of the CS5320/21 and the Positive
Digital Supply of the CS5322 must be less than 0.25V.
CS5322 ABSOLUTE MAXIMUM RATINGS * (Voltages with respect to GND = 0V)
Parameter Symbol Min Typ Max Units
DC Supply: (Note 29)
Positive
Negative
Input Current, Any Pin Except Supplies (Note 30) I
Digital Input Voltage VIND -0.3 - (VD+)+0.3 V
Storage Temperature T
Notes: 30. Transient currents of up to 100 mA will not cause SCR latch up.
*WARNING: Operation beyond these limits may result in permanent damage to the device. Normal operation is
not guaranteed at these extremes.
VD+
VD-
in
stg
-0.3
0.3
-
-
(VD+)+0.3
-6.0
V
V
--±10mA
-65 - 150 °C
DS454PP1 15
CS5320/21/22
2. GENERAL DESCRIPTION
The CS5320 and CS5321 are fourth-order CMOS
monolithic analog modulators designed specifically for very high resolution measurement of signals
between dc and 1500 Hz. Configuring the CS5320
or CS5321 with the CS5322 FIR filter results in a
high resolution A/D converter system that performs
sampling and A/D conversion with dynamic range
exceeding 120 dB .
The CS5320 and CS5321 use a fourth-order oversampling architecture to achieve high resolution
A/D conversion. The modulator consists of a 1-bit
A/D converter embedded in a negative feedback
loop. The modulator provides an oversampled serial bit stream at 256 kbits per second (HBR=1) and
128 kbits per second (HBR=0) operating with a
clock rate of 1.024 MHz. Figure 18 illustrates the
CS5320/CS5321 Block Diagram.
The CS5322 is a monolithic digital Finite Impulse
Response (FIR) filter with programmable decimation. The CS5322 and CS5320/CS5321 are intended to be used together to form a unique high
dynamic range ADC chipset. The CS5322 provides
the digital anti-alias filter for the CS5320/CS5321
modulator output. The CS5322 consists of: a multistage FIR filter, four registers (status, data, offset,
and configuration), a flexible serial input and output port, and a 2-channel input data multiplexer
that selects data from the CS5320/CS5321 (MDATA) or user test data (TDATA). The CS5322 decimates (64x to 4096x) the output to any of seven
selectable up-date periods: 16, 8, 4, 2, 1, 0.5 and
0.25 milliseconds. Data is output from the digital
filter in a 24-bit serial format. Figure 19 illustrates
the CS5322 Block Diagram.
AINR
AIN+
AIN-
VREF+
VREF-
V
dd1
D/A
V
ss1
AGND
Osc.
Detect
Σ
A/D
V
dd2
V
Digital
Control
ss2
Generation
Clock
DGND
LPWR
OFST
MFLG
HBR
MCLK
MSYNC
MDATA
MDATA
Figure 18. CS5320/21 Block Diagram
16 DS454PP1
CSEL
PWDN
ORCAL
USEOR
DECC
DECB
DECA
SID TDATA MDATA
CONFIG REG
DATA MUX
CS5320/21/22
H/S
SCLK
CLKIN
RESET
SYNC
CS
R/W
MFLG
DRDY
ERROR
MSYNC
MCLK
RSEL
CONFIG MUX
CONTROL
DATA REG
STATUS REG
BIT SELECT
MUX
SOD
BIT SELECT
Figure 19. CS5322 Block Diagram
FIR1
FIR2
FIR3
DS454PP1 17
CS5320/21/22
2.1 Analog Input
The CS5320 and CS5321 modulators use a
switched capacitor architecture for its signal and
voltage reference inputs. The signal input uses three
pins; AINR, AIN+, and AIN-. The AIN- pin acts as
the return pin for the AINR and AIN+ pins. The
AINR pin is a switched capacitor "rough charge" input for the AIN+ pin. The input impedance for the
rough charge pin (AINR) is 1/fC where f is two
times the modulator sampling clock rate and C is
the internal sampling capacitor (about 40 pF). Using a 1.024 MHz master clock (HBR = 1) yields an
input impedance of about 1/(512 kHz)X(40 pF) or
about 50 kΩ. Internal to the chip the rough charge
input pre-charges the sampling capacitor used on
the AIN+ input, therefore the effective input impedance on the AIN+ pin is orders of magnitude above
the impedance seen on the AINR pin.
The analog input structure inside the VREF+ pin is
very similar to the AINR pin but includes additional circuitry whose operating current can change
over temperature and from device to device. Therefore, if gain accuracy is important, the VREF+ pin
should be driven from a low source impedance.
The current demand of the VREF+ pin will produce
a voltage drop of approximately 45 mV across the
200 Ω sour ce resistor of Figure 20 and Figure 21
Option A with MCLK = 1.024 MHz, HBR = 1, and
temperature = 25°C.
When the CS5320/21 modulator is operated with a
4.5 V reference it will accept a 9 V p-p input signal,
but modulator loop stability can be adversely affected by high frequency out-of-band signals.
Therefore, input signals must be band-limited by an
input filter. The -3 dB corner of the input filter must
be equal to the modulator sampling clock divided
by 64. The modulator sampling clock is MCLK/4
when HBR = 1 or MCLK/8 when HBR = 0. With
MCLK = 1.024 MHz, HBR = 1, the modulator
sampling clock is 256 kHz which requires an input
filter with a -3 dB corner of 4 kHz. The bandlimit-
ing may be accomplished in an amplifier stage
ahead of the CS5320/21 modulator or with the RC
input filter at the AIN+ and AINR input pins. The
RC filter at the AIN+ and AINR pins is recommended to reduce the "charge kick" that the driving
amplifier sees as the switched capacitor sampling is
performed.
Figure 20 illustrates the CS5320/21 and CS5322
system connections. The input components on
AINR and AIN+ should be identical values for optimum performance. In choosing the components
the capacitor should be a minimum of 0.1 µF (C0G
dielectric ceramic preferred). For minimum board
space, the RC components on the AINR input can
be removed, but this will force the driving amplifier to source the full dynamic charging current of
the AINR input. This can increase distortion in the
driving amplifier and reduce system performance.
In choosing the RC filter components, increasing C
and minimizing R is preferred. Increasing C reduces the instantaneous voltage change on the pin, but
may require paralleling capacitors to maintain
smaller size (the recommended 0.1 µF C0G ceramic capacitor is larger than other similar-valued capacitors with different dielectrics). Larger resistor
values will increase the voltage drop across the resistor as the recharging current charges the
switched capacitor input.
2.2 The OFST Pin
The CS5320/21 modulator can produce "idle
tones" which occur in the passband when the input
signal is steady state dc signal within about
±50 mV of bipolar zero. In the CS5320/21 these
tones are about 135 dB down from full scale. The
user can force these idle tones "out-of-band" by
adding 100 mV of dc offset to the signal at the AIN
input. Alternately, if the user circuitry has a low
offset voltage such that the input signal is within
±50 mV of bipolar zero when no AC signal is
present, the OFST pin on the CS5320/21 can be activated. When OFST = 1, +100 mV of input re-
18 DS454PP1
CS5320/21/22
ferred offset will be added internal to the
CS5320/21 and guarantee that any idle tones
present will lie out-of-band. The user should be
certain that when OFST is active (OFST =1) that
the offset voltage generated by the user circuitry
does not negate the offset added by the OFST pin.
2.3 Input Range and Overrange Conditions
The analog input is applied to the AIN+ and AINR
pins with the AIN- pin connected to GND. The input is fully differential but for proper operation the
AIN- pin must remain at GND potential.
The analog input span is defined by the voltage applied between the VREF+ and VREF- input pins.
See the Voltage Reference section of this data sheet
for voltage reference requirements.
+5V
Analog
Supply
+4.5V
VREF
Signal
Source
-5V
Analog
Supply
200
0.1 µF
Ω
10
10 µF
402
402
µ
+
+
68 µF
TANT.
Ω
0.1 µF
COG
Ω
0.1 µF
COG
0.1 µF
+
F
0.1 µF
1
5
6
10
9
8
14
13
12
11
7
4
V
dd1
GND1
VREF+
VREF-
AINR
AIN+
AIN-
GND7
GND6
GND5
GND4
GND3
GND2
V
ss1
2
CS5320/21
3
V
dd2
22
GND11
MSYNC
MDATA
MDATA
GND10
V
ss2
21
OFST
LPWR
HBR
MFLG
MCLK
GND8
GND9
0.1 µF
0.1 µF
23
28
27
26
25
24
20
18
17
15
16
19
The modulator is a fourth order delta-sigma and is
therefore conditionally stable. The modulator may
go into an oscillatory condition if the analog input
is overranged. Input signals which exceed either
plus or minus full scale by more than 5 % can introduce instability in the modulator. If an unstable
condition is detected, the modulator will be reduced to a first order system until loop stability is
achieved. If this occurs the MFLG pin will transition from a low to a high will result in an error bit
being set in the CS5322. The input signal must be
reduced to within the full scale range of the converter for at least 32 MCLK cycles for the modulator to recover from this error condition.
+5 V
Digital
Control
Logic
Test
Data
Clock
Source
Supply
+5 V
Digital
Supply
5
6
7
10
11
3
2
21
VD+
MSYNC
MFLG
MCLK
MDATA
TDATA
CLKIN
SYNC
VD+
0.01 µF
CS5322
0.01 µF
20
DGND
SOD
SCLK
DRDY
RSEL
ERROR
CSEL
PWDN
USEOR
ORCAL
DECA
DECB
DECC
RESET
DGND
98
SID
CS
R/W
H/S
25
24
26
1
28
22
27
23
12
13
14
15
19
18
17
16
4
Unused logic
inputs must be
connected to
DGND or VD+
Serial
Data
Interface
Hardware
Control
Figure 20. System Connection Diagram
DS454PP1 19
CS5320/21/22
2.4 Voltage Reference
The CS5320/21 is designed to operate with a voltage reference in the range of 4.0 to 4.5 volts. The
voltage reference is applied to the VREF+ pin with
the VREF- pin connected to the GND. A 4.5 V reference will result in the best S/N performance but
most 4.5 V references require a power supply voltage greater than 5.0 V for operation. A 4.0 V reference can be used for those applications which must
operate from only 5.0 V supplies, but will yield a
S/N slightly lower (1-2 dB) than when using a 4.5
V reference. The voltage reference should be designed to yield less than 2 µV rms of noise in band
at the VREF+ pin of the CS5320/21. The CS5322
filter selection will determine the bandwidth over
which the voltage reference noise will affect the
CS5320/21/22 dynamic range.
For a 4.5 V reference, the LT1019-4.5 voltage ref erence yields low enough noise if the output is filtered with a low pass RC filter as shown in Figure
21 Option A. The filter in Figure 21 Option A is acceptable for most spectral measurement applications, but a buffered version with lower source
impedance (Figure 21 Option B) may be preferred
for dc-measurement applications. Due to its dynamic (switched-capacitor) input the input impedance of the +VREF pin of the CS5320/21 will
change any time MCLK or HBR is changed. Therefore the current required from the voltage reference
will change any time MCLK or HBR is changed.
This can affect gain accuracy due to the high source
impedance of the filter resistor in Figure 20 and
Figure 21 Option A. If gain error is to be minimized, especially when MCLK or HBR is changed,
the voltage reference should have lower output impedance. The buffer of Figure 21 Option B offers
lower output impedance and will exhibit better system gain stability.
2.5 Clock Source
For proper operation, the CS5320/21 must be provided with a CMOS-compatible clock on the
MCLK pin. The MCLK for the CS5320/21 is usually provided by the CS5322 filter. MCLK is usually 1.024 MHz to set the seven selectable output
word rates from the CS5322. The MCLK frequency
can be as low as 250 kHz and a s high a s 1.2 MHz.
The choice of clock frequency can affect performance; see the Performance section of the data
Ω
+9 to
15V
20 DS454PP1
10
0.1µF
LT1019-4.5
Figure 21. 4.5 Voltage Reference with two filter options
Option A
Option B
1k
10k
Ω
200
0.1µF 68µF
+9 to 15V
49.9
100µF
AL
100µF
AL
Ω
+
-
LT1007
Ω
+
Ω
+
+
100
1k
Ω
0.1µF
Ω
68µF
+
Tant
To VREF+
To VREF+
CS5320/21/22
sheet. The clock must have less than 300 ps jitter to
maintain data sheet performance from the device.
The CS5320/21 is equipped with loss of clock detection circuitry which will cause the CS5320/21 to
enter a powered-down state if the MCLK is removed or reduced to a very low frequency. The
HBR pin on the CS5320/21 modifies the sampling
clock rate of the modulator. When HBR = 1, the
modulator sampling clock wil l be at MCLK/4; with
HBR = 0 the modulator sampling clock will be at
MCLK/8. The chip set will exhibit about 3 dB less
S/N performance when the HBR pin is changed
from a logic "1" to a logic "0" for the same output
word rate from the CS5322.
2.6 Low Power Mode
The CS5320/21 includes a low power operating
mode (LPWR =1). When operated with LPWR = 1,
the CS5320/21 modulator sampling clock must be
restricted to rates of 128 kHz or less. Operating in
low power mode with modulator sample rates
greater than 128 kHz will greatly degrade performance.
2.7 Digital Interface and Data Format
The MCLK signal (normally 1.024 MHz) is divided by four, or by eight inside the CS5320/21 to generate the modulator oversampling clock. The HBR
pin determines whether the clock divider inside the
CS5320/21 divides by four (HBR =1) or by eight
(HBR = 0). The modulator outputs a ones density
bit stream from its MDATA and MDATA pins proportional to the analog input signal, but at a bit rate
determined by the modulator over sampling clock.
For proper synchronization of the bitstream, the
CS5320/21 must be furnished with an MSYNC signal prior to data conversion. The MSYNC signal,
generated by the CS5322, resets the MCLK
counter-divider in the CS5320/21 to the correct
phase so that the bitstream can be properly sampled
by the CS5322 digital filter.
When operated with the CS5322 digital filter the
output codes from the CS5320/21/22 will range
from approximately decimal -5,242,880 to
+5,242,879 for an input to the CS5320/21 of ±4.5
V. Table 1 illustrates the output coding for various
input signal amplitudes. Note that with a signal input defined as a full scale signal (4.5 V with
VREF+ = 4.5 V) the CS5320/22 and CS5321/22
chipsets does not output a full scale digital code of
8,388,607 but is scaled to a lower value to allow
some overrange capability. Input signals can exceed the defined full scale by up to 5% and still be
converted properly.
CS5322 Filter
Modulator Input
Signal
> (+VREF + 5%) Error Flag Possible
≈
(+VREF + 5%) 53FFFF(H) +5505023
+VREF 4FFFFF(H) +5242879
0V 000000(H) 0
-VREF B00000(H) -5242880
≈
- (+VREF +5%) AC0000(H) -5505024
> - (+VREF +5%) Error Flag Possible
Table 1. Output Coding for the CS5320/21 and
CS5322 Combination
Output Code
HEX Decimal
DS454PP1 21
CS5320/21/22
2.8 Performance
Figure 22, 23 and 24 illustrate the spectral performance of the CS5321/22 and CS5320/22 chipsets
when operating from a 1.024 MHz master clock.
Ten 1024 point FFTs were averaged to produce the
plots.
Figure 22 illustrates the chip set with a 100 Hz,
-20 dB input signal. The sample rate was set at 1
kHz. Dynamic range is 122 dB.
The dynamic range calculated by the test soft-ware
is reduced somewhat in Figures 23 and 24 because
of jitter in the signal test oscillator. Jitter in the
100 Hz signal source is interpreted by the signal
processing software to be increased noise.
The choice of master clock frequency will affect
performance. The CS5320/21 will exhibit the best
Signal/ Distortion performance with slower modulator sampling clock rates as slower sample rates
allow more time for amplifier settling.
For lowest offset drift, the CS5320/21 should be
operated with MCLK = 1.024 MHz and HBR = 1.
Slower modulator sampling clock rates will exhibit
more offset drift. Changing MCLK to 512 kHz
(HBR = 1) or changing HBR to zero (MCLK =
1.024 MHz) will cause the drift rate to double. Offset drift is not linear over temperature so it is difficult to specify an exact drift rate. Offset drift
characteristics vary from part to part and will vary
as the power supply voltages vary. Therefore, if the
CS5320/21 is to be used in precision dc measurement applications where offset drift is to be minimized, the power supplies should be well
regulated. The CS5320/21 will exhibit about
6 ppm/°C of offset drift with MCLK = 1 and HBR
= 1.
Gain drift of the CS5320/21 itself is about
5 ppm/°C and is not affected by either modulator
sample rate or by power supply variation.
0
-20
-40
-60
-80
-100
-120
-140
-160
-180
0 500
Figure 22. 1024 Point FFT Plot with -20 dB Input, 100
0
-20
-40
-60
-80
-100
-120
-140
-160
-180
0 500
Figure 23. 1024 Point FFT Plot with Full Scale Input,
100 Hz Input, HBR = 1, ten ave rages
0
-20
-40
-60
-80
-100
-120
-140
-160
-180
0 500
Figure 24. 1024 Point FFT Plot with Full Scale Input,
100 Hz Input, HBR = 0, ten ave rages
Dynamic Range = 122.0 dB
HBR = 1
OFST = 0
LPWR = 0
Hz Input, ten averages
S/D = 116.0 d B
S/N = 118.4 d B
S/N+D = 114.2 dB
HBR = 1
OFST = 0
LPWR = 0
see text
S/D = 122.7 dB
S/N = 117.1 dB
S/N+D = 116.4 dB
HBR = 0
OFST = 0
LPWR = 0
see text
22 DS454PP1
CS5320/21/22
2.9 Power Supply Considerations
The system connection diagram, Figure 20, illustrates the recommended power supply arrangements. There are two positive power supply pins
for the CS5320/21 and two negative power supply
pins. Power must be supplied to all four pins and
each of the supply pins should be de-coupled with
a 0.1 µF capacitor to the nearest ground pin on the
device.
When used with the CS5322 digital filter, the maximum voltage differential between the positive supplies of the CS5320/21 and the positive digital
supply of the CS5322 must be less than 0.25 V. Operation beyond this constraint may result in loss of
analog performance in the CS5320/22 and
CS5321/22 system performance.
Many seismic or portable data acquisition systems
are battery powered and utilize dc-dc converters to
generate the necessary supply voltages for the system. To minimize the effects of power supply interference, it is desirable to operate the dc-dc
converter at a frequency which is rejected by the
digital filter, or locked to the modulator sample
clock rate.
A synchronous dc-dc converter, whose operating
frequency is derived from the 1.024 MHz clock
used to drive the CS5322, will minimize th e potential for "beat frequencies" appearing in the passband between dc and the corner frequency of the
digital filter.
2.10 Power Supply Rejection Ratio
The PSRR of the CS5320/21 is frequency dependent. The CS5322 digital filter attenuation will aid
in rejection of power supply noise for frequencies
above the corner frequency setting of the CS5322.
For frequencies between dc and the corner frequency of the digital filter, the PSRR is nearly constant
at about 60 dB.
2.11 RESET Operation
The RESET pin puts the CS5322 into a known initialized state. RESET is recognized on the next
CLKIN rising edge after the RESET pin has been
brought high (RESET=1). All internal logic is initialized when RESET is active.
Normal device operation begins on the second
CLKIN rising edge after RESET is brought low.
The CS5322 will remain in an idle state, not performing convolutions, until triggered by a SYNC
event.
A RESET operation clears memory, sets the data
output register, offset register, and status flags to all
zeroes, and sets the configuration register to the
state of the corresponding hardware pins (PWDN,
ORCAL, DECC, DECB, DECA, USEOR, and
CSEL). The reset state is entered on power on, independent of the RESET pin. If RESET is low, the
first CLKIN will exit the power on reset state.
2.12 Power-down Operation
The PWDN pin puts the CS5322 into the powerdown state. The power-down state is entered on the
first CLKIN rising edge after the PWDN pin is
brought high. While in the power-down state, the
MCLK and MSYNC signals to the CS5320/21 analog modulator are held low. The loss of the MCLK
signal to the modulator causes it to power-down.
The signals on the MDATA and MFLG pins are ignored. The serial interface of the CS5322 remains
active allowing read and write operations. Information in the data register, offset register, configuration register, and convolution data memory are
maintained during power-down. The internal controller requires 64 clock cycles after PWDN is a sserted before CLKIN stops.
The CS5322 exits the power-down state on the first
CLKIN rising edge after the PWDN pin is brought
low. The CS5322 then enters an idle state until triggered by a SYNC event.
DS454PP1 23
CS5320/21/22
To avoid possible high current states while in the
power down state, the following conditions apply:
1) CLKIN must be active for at least 64 clock cycles after PWDN entry.
2) CSEL and TDATA must not both be asserted
high.
2.13 SYNC Operation
The SYNC pin is used to start convolutions and
synchronize the CS5322 and CS5320/21 to an external sampling source or timing reference. The
SYNC event is recognized on the first CLKIN rising edge after the SYNC pin goes high. SYNC may
remain high indefinitely. Only the sequence of
SYNC rising followed by CLKIN rising generates
a SYNC event.
The SYNC event aligns the output sample and
causes the filter to begin convolutions. The first
SYNC event causes an immedia te DRDY provided
DRDY is low. Subsequent data ready events will
occur at a rate determined by the decimation rate
inputs DECC, DECB, and DECA. Multiple SYNC
events can be applied with no effect on operation if
they are perfectly timed according to the decimation rate. Any SYNC event not in step with the decimation rate will cause a realignment and loss of
data.
2.14 Serial Read Operation
Serial read is used to obtain status or conversion
data. The CS, R/W, SCLK, RSEL, and SOD pins
control the read operation. The serial read operation is activated when CS goes low (CS=0) with the
R/W pin high (R/W=1). The RSEL pin selects between conversion data (data register) or status information (status register). The selected serial bit
stream is output on the SOD (Serial Output Data)
pin.
On read select, SCLK can either be high or low, the
first bit appears on the SOD pin and should be
latched on the falling edge of SCLK. After the first
SCLK falling edge, each SCLK rising edge shifts
out a new bit. Status reads are 16 bits, and data
reads are 24 bits. Both streams are supplied as MSB
first, LSB last.
In the event more SCLK pulses are supplied than
necessary to clock out the requested information,
trailing zeroes will be output for data reads and
trailing LSB’s for status reads. If the read operation
is terminated before all the bits are read, the internal bit pointer is reset to the MSB so that a re-read
will give the same data as the first read, with one
exception. The status error flags are cleared on read
and will not be available on a re-read.
The status error flags must be read before entering
the power-down state. If an error has occurr ed before entering powerdown and the status bit (ERROR) has not been read, the status bits (ER-ROR,
OVERWRITE, MFLG, ACC1 and ACC2) may not
be cleared on status reads. Upon exiting the powerdown state and entering normal operation, the user
may be flagged that an error is still present.
The SOD pin floats when read operation is deactivated (R/W=1, CS=1). This enables the SID and
SOD pins to be tied together to form a bi-directional serial data bus. There is an internal nominal
100 kΩ pull-up resistor on the SOD pin.
2.15 Serial Write Operation
Serial write is used to write data to the configuration register. The CS, R/W, SCLK and SID pins
control the serial write operation. The serial write
operation is activated when CS goes low (CS=0)
with R/W pin low (R/W=0).
Serial input data on the SID pin is sampled on the
falling edge of SCLK. The input bits are stored in a
temporary buffer until either the write operation is
terminated or 8 bits have been received. The data is
then parallel loaded into the configuration register.
If fewer than 8 bits are input before the write termination, the other bits may be indeterminate.
24 DS454PP1
CS5320/21/22
Note that a write will occur when CS = 0 and R/W
= 0 even if SCLK is not toggled. Failure to clock in
data with the appropriate number of SCLKs can
leave the configuration register in an indeterminate
condition.
The serial bit stream is received MSB first, LSB
last. The order of the input control data is PWDN
first, followed by ORCAL, USEOR, CSEL, Reserved, DECC, DECB, and DECA. The configuration data bits are defined in Table 2. The
configuration data controls device operation only
when in the software mode, i.e., the H/S pin is low
(H/S = 0). The Reserved configuration data bit
must always be written low.
2.16 Offset Calibration Operation
The offset calibration routine computes the offset
produced by the CS5320/21 modulator and stores
this value in the offset register. The USEOR pin or
bit determines if the offset register data is to be
used to correct output words.
After power is applied to the chip set the CS5322
must be RESET. To begin an offset calibration, the
CS5320/21 analog input must represent the offset
value. Then in software mode (H/S = 0) the ORCAL bit must be toggled from a low to a high. In
hardware mode the ORCAL pin must be toggled
low for at least one CLKIN cycle, then taken high
(except when ORCAL = 1 and the CS5322 is RESET as this toggles the ORCAL internally). After
ORCAL has been toggled, the SYNC signal must
be applied to the CS5322. The filter settles on the
input value in 56 output words. The output word
rate is determined by the state of the decimation
rate control pins, DECC, DECB, and DECA. On
the 57th output word, the CS5322 issues the ORCALD status flag, outputs the offset data sample,
and internally loads the offset register. During calibration, the offset register value is not used.
If USEOR is high (USEOR=1), subsequent samples will have the offset subtracted from the output.
The state of USEOR must remain high for the complete duration of the convolution cycle. If USEOR
is low (USEOR=0), the output word is not corrected, but the offset register retains its value for later
use. The results of the last calibration will be held
in the offset register until the end of a new calibration, or until the CS5322 is reset using the RESET
pin. USEOR does not alter the offset register value,
only its usage.
To restart a calibration, ORCAL and SYNC must
be taken low for at least one CLKIN cycle. ORCAL must then be taken high. The calibration will
restart on the next SYNC event. If the ORCAL pin
remains in a high state, only a single calibration
will start on the first SYNC signal.
Equivalent Hardware
Input Bit #
1 (MSB) PWDN Standby mode
2 ORCAL Self-offset calibration
3 USEOR Use Offset Register
4 CSEL Channel Select
5 Reserved Factory use only
6 DECC Filter BW selection
7 DECB Filter BW selection
8 (LSB) DECA Filter BW selection
DS454PP1 25
Function Description
Table 2. Configuration Data Bits
CS5320/21/22
2.17 Status Bits
The Status Register is a 16-bit register which allows the user to read the flags and configuration
settings of the CS5322. Table 3 documents the data
bits of the Status Register.
The ERROR flag, ERROR, is the OR’ed result of
OVERWRITE, MFLG, ACC1, and ACC2. The
ERROR bit is active high whenever any of the four
error bits are set due to a fault condition. The ERROR output has a nominal 100 KΩ internal pull-up
resistor.
The OVERWRITE bit is set when new conversion
data is ready to be loaded into the dat a registe r, but
the previous data was not completely read out. This
can occur on either of two conditions: a read operation is in progress or a read operation was started,
then aborted, and not completed. These two conditions are data read attempts. The attempt is identified by the first SCLK low edge (MSB read) of a
data register read. If a data register read is not at-
tempted, the CS5322 assumes that data is not wanted and does not assert OVERWRITE, and the old
data is over-written by the new data. On an OVERWRITE condition, the old partially read data is preserved, and the new data word is lost.
Status reads have no effect on OVERWRITE assert
operations. The OVERWRITE bit is cleared on a
status register read or RESET.
The MFLG error bit reflects the CS5320/21 MFLG
signal. Any high level on the CS5322 MFLG pin
will set the MFLG status bit. The bit is cleared on a
status register read or RESET operation, only if the
MFLG pin on the CS5322 has returned low. A internal nominal 100 KΩ pulldown resistor is on the
MFLG pin.
The accumulator error bits, ACC1 and ACC2, indicate that an underflow or overflow has occurred in
the FIR1 filter for ACC1, or the FIR2 and FIR3 filters for ACC2. Both errors are cleared on a status
read, provided the error conditions are no longer
Output Bit # Function Description
1 (MSB) Error Detects one of the errors below
2 OVERWRITE Error Overwrite Error
3 MFLG Error Modulator Flag Error
4 ACC1 Error Accumulator 1 Error
5 ACC2 Error Accumulator Error
6 DRDY Data Ready
7 1SYNC First sample after SYNC
8 ORCALD Of fset calibration done
9 PWDN Standby mode
10 ORCAL Self-offset Calibration
11 USEOR Use Offset Register
12 CSEL Channel Select
13 Reserved Factory use only
14 DECC Bandwidth Selection Status
15 DECB Bandwidth Selection Status
16 DECA Bandwidth Selection Status
Table 3. Status Data (from the SOD Pin)
26 DS454PP1
CS5320/21/22
present. In normal operation the ACC1 error will
only occur when the input data stream to FIR1 is all
1’s for more than 32 bits. The ACC2 error cannot
occur in normal operation.
The DRDY bit reflects the state of t he DRDY pin.
DRDY rising edge indicates that a new data word
has been loaded into the data register and is available for reading. DRDY will fall after the SCLK
falling edge that reads the data register LSB. If nodata read attempt is made, DRDY will pulse low
for 1/2 CLKIN cycle, providing a positive edge on
the new data availability. In the OVERWRITE
case, DRDY remains high because new data is not
loaded at the normal end of conversion time.
The 1SYNC status bit provides an indication of the
filter group delay. It goes high on the second output
sample after SYNC and is valid for only that sample. For repetitive SYNC operations, SYNC must
run at one fourth the output word rate or slower to
avoid interfering with the 1SYNC operation. With
these slower repetitive SYNC’s or non-periodic
SYNC’s separated by at least three output words,
1SYNC will occur on the second output sample after SYNC.
ORCALD indicates that calibration of the offset
register is complete and the offset sample is avail-
able in the output register. This flag is high only
during that sample and is otherwise low.
The remaining five status bits (PWDN, ORCAL,
USEOR, CSEL, Reserved, DECC, DECB, and DECA) provide configuration readback for the user.
These bits echo the control source for the CS5322
such that in the hardware mode (H/S=1), they follow the corresponding input pins. In host mode
(H/S=0) they follow the corresponding configuration bits.
A brief explanation of the eight bits are as follows:
PWDN - When high, indicates that the CS5322 is in
the power-down state.
ORCAL - When high, indicates a potential calibration start.
USEOR - When high, indicates the Offset Register is
used. During calibration, this bit will read zero indicating the offset register is not being used during calibration.
CSEL- When high, TDATA is selected as the filter
source. When low, the MDATA output signal from
the CS5320/21 is selected as the input source to the
filter.
Reserved - Always read low.
DECC, DECB, and DECA - Indicate the decimation
rate of the filter and are defined in Table 4.
DECC DECB DECA Output Word Rate (Hz) Clocks Filter Output
0 0 0 62.5 16384
0 0 1 125 8192
0 1 0 250 4096
0 1 1 500 2048
1 0 0 1000 1024
1 0 1 2000 512
1 1 0 4000 256
1 1 1 Reserved -
Table 4. Bandwidth Selection: Truth Table
DS454PP1 27
2.18 Board Layout Considerations
All of the 0.1 µF filter capacitors on the power supplies, AIN+, and AINR, should be placed very
close to the chip and connect to the nearest ground
pin on the device. The capacitors between VREF+
and VREF- should be located as close to the chip as
possible. The 0.l µF capacitors on the AIN+ and
AINR pins should be placed with their leads on the
same axis, not side-by-side. If these capacitors are
placed side-by-side their electric fields can interact
and cause increased distortion. The chip should be
surrounded with a ground plane. Trace fill should
be used around the analog input components.
See AN18: Layout and Design Rules for Data Con-
verters for further information.
CS5320/21/22
28 DS454PP1
3. CS5320/21 PIN DESCRIPTIONS
CS5320/21/22
Power Supplies
Vdd1 – Positive Power One, PIN 2
Positive supply voltage. Nominally +5 Volts.
Vdd2 – Positive Power Two, PIN 22
Positive supply voltage. Nominally +5 Volts.
Vss1 – Negative Power One, PIN 3
Negative supply voltage. Nominally -5 Volts.
Vss2 – Negative Power Two, PIN 21
Negative supply voltage. Nominally -5 Volts.
GND1 through GND11 – Ground, PINS 1, 4, 7, 11, 12, 13, 14, 15, 16, 19, 23.
Ground reference.
Analog Inputs
AIN+ - Positive Analog Input, PIN 9
Nominally ± 4.5V
AIN- - Negative Analog Input, PIN 8
This pin is tied to ground.
DS454PP1 29
AINR - Analog Input Rough, PIN 10
Allows a non-linear current to bypass the main external anti-aliasing filter which if allowed to
happen, would cause harmonic distortion in the modulator. Please refer to the System
Connection Diagram and the Analog Input and Voltage Reference section of the data sheet for
recommended use of this pin.
VREF+ – Positive Voltage Reference Input, PIN 5
This pin accepts an external +4.5 V voltage reference.
VREF- – Negative Voltage Reference Input, PIN 6
This pin is tied to ground.
Digital Inputs
MCLK – Clock Input, PIN 20
A CMOS-compatible clock input to this pin (nominally 1.024 MHz) provides the necessary
clock for operation of the modulator and data output portions of the A/D converter. MCLK is
normally supplied by the CS5322
MSYNC – Modulator Sync, PIN 25
CS5320/21/22
A transition from a low to high level on this input will re-initialize the CS5320/21. MSYNC
resets a divider-counter to align the MDATA output bit stream from the CS5320/21 with the
timing inside the CS5322.
OFST - Offset, PIN 28
When high, adds approximately 100 mV of input referred offset to guarantee that any zero
input limit cycles are out of band if present. When low, zero offset is added.
LPWR - Low Power Mode, PIN 27
The CS5320/21 power dissipation can be reduced from its nominal value of 55 mW to 30 mW
under the following conditions:
LPWR=1; MCLK = 512 kHz, HBR=1; or LPWR=1; MCLK = 1.024 MHz, HBR=0
HBR – High Bit Rate, Pin 26
Selects either 1 ⁄4 MCLK (HBR=1) or 1 ⁄8MCLK (HBR=0) for the modulator sampling clock.
Digital Outputs
MDATA – Modulator Data Output, PIN 18
Data will be presented in a one-bit serial data stream at a bit rate of 256 kHz (HBR=1) or
128 kHz (HBR=0) with MCLK operating at 1.024 MHz.
MDATA – Modulator Data Output, PIN 17
Inverse of the MDATA output.
MFLG – Modulator Flag, PIN 24
A transition from a low to high level signals that the CS5320/21 modulator is unstable due to
an over-range on the analog input
30 DS454PP1
4. CS5322 PIN DESCRIPTIONS
CS5320/21/22
CHIP SELECT
FRAME SYNC
CLOCK INPUT
RESET
MODULATOR SYNC
MODULATOR FLAG
MODULATOR CLOCK
POSITIVE DIGITAL POWER
DIGITAL GROUND
MODULATOR DATA
TEST DATA
CHANNEL SELECT
HARDWARE/SOFTWARE MODE
POWER DOWN
CS
SYNC R/
CLKIN RSEL
RESET SCLK
MSYNC SID
MFLG SOD
MCLK CS5322
VD+ DRDY
DGND VD+
MDATA DGND
TDATA ORCAL
CSEL DECA
S
H/
PWDN
Power Supplies
VD+ – Positive Digital Power, Pin 8, 21
Positive digital supply voltage. Nominally +5 volts.
3272426281
5
6
7
8
9
10
11
TOP
VIEW
12 14 16 1813 15 17
READ/WRITE
W
REGISTER SELECT
SERIAL CLOCK
SERIAL INPUT DATA
25
24
ERROR
23
22
21
20
19
DECB
DECC
USEOR
SERIAL OUTPUT DATA
ERROR FLAG
DATA READY
POSITIVE DIGITAL POWER
DIGITAL GROUND
OFFSET CALIBRATION
DECIMATION RATE CONTROL
DECIMATION RATE CONTROL
DECIMATION RATE CONTROL
USE OFFSET REGISTER
DGND – Digital Ground, Pin 9, 20
Digital ground reference.
Digital Outputs
MCLK – Modulator Clock Output, Pin 7
A CMOS-compatible clock output (nominally 1.024 MHz) that provides the necessary clock for
operation of the modulator.
MSYNC – Modulator Sync, Pin 5
The transition from a low to high level on this output will re-initialize the CS5320/21.
ERROR - Error Flag, Pin 23
This signal is the output of an open pull-up NOR gate with a nominal 100 kΩ pull-up resistor
to which the error status data (OVERWRITE error, MFLG error, ACC1 error and ACC2 error)
are inputs. When low, it notifies the host processor that an error condition exists. The ERROR
signal can be wire OR’d together with other filters’ outputs. The value of the internal pull-up
resistor is 100 kΩ.
DRDY - Data Ready, Pin 22
When high, data is ready to be shifted out of the serial port data register.
DS454PP1 31
SOD - Serial Output D ata, Pin 24
The output coding is 2’s complement with the data bits presented MSB first, LSB last. Data
changes on the rising edge of SCLK. An internal nominal 100 kΩ pull-up resistor is included.
Digital Inputs
MDATA – Modulator Data, Pin 10
Data will be presented in a one-bit serial data stream at a bit rate of 256 KHz; (CLKIN =
1.024 MHz).
TDATA - Test Data, Pin 11
Input for user test data.
MFLG – Modulator Flag, Pin 6
A transition from a low to high level signals that the CS5320/21 modulator is unstable due to
an over-range on the analog input. A Status Bit will be set in the digital filter indicating an
error condition. An internal nominal 100 kΩ pull-down resistor included on the input pin.
RESET - Filter Reset, Pin 4
Performs a hard reset on the chip, all registers and accumulators are cleared. All signals to the
device are locked out except CLKIN. The error flags in the St atus Register are set to zero and
the Data Register and Offset Register are set to zero. The configuration register is set to the
values of the corresponding input pins. SYNC must be applied to resume convolutions after
RESET deasserts.
CS5320/21/22
CLKIN - Clock Input, Pin 3
A CMOS-Compatible clock input to this pin (nominally 1.024 MHz) provides the necessary
clock for operation the modulator and filter.
SYNC - Frame Sync, Pin 2
Conversion synchronization input. This signal synchronizes the start of the filter convolution.
More than one SYNC signal can occur with no effect on filter performance, providing the
SYNC signals are perfectly timed at intervals equal to the output sample period.
CSEL - Channel Select, Pin 12
When high, information on the TDATA pin is presented to the digital filter. A low causes data
on the MDATA input to be presented to the digital filter.
PWDN - Powerdown, Pin 14
Powers down the filter when taken high. Convolution cycles in the digital filter and the MCLK
signal are stopped. The registers maintain their data and the serial port remains active. SYNC
must be applied to resume convolutions after PWDN deasserts.
DECA - Decimation Rate Control, Pin 18
See Ta ble 4.
DECB - Decimation Rate Control, Pin 17
See Ta ble 4.
32 DS454PP1
DECC - Decimation Rate Control, Pin 16
See Ta ble 4.
H/S - Hardware/Software Mode Select, Pin 13
When high, the device pins control device operation; when low, the value entered by a prior
configuration write controls device operation.
CS - Chip Select, Pin 1
When high, all signal activity on the SID, R/W and SCLK pins is ignored. The DRDY and
ERROR signals indicate the status of the chip’s internal operation.
R/W - Read/Write, Pin 28
Used in conjunction with CS such that when both signals are low, the filter inputs data from the
SID pin on the falling edge of SCLK. If CS is low and R/W is high, the filter outputs data on
the SOD pin on the rising edge of SCLK. R/W low floats the SOD pin allowing SID and SOD
to be tied together, forming a bidirectional serial data bus.
SCLK - Serial Clock, Pin 26
Clock signal generated by host processor to either input data on the SID input pin, or output
data on the SOD output pin. For write, data must be valid on the SID pin on the falling edge of
SCLK. Data changes on the SOD pin on the rising edge of SCLK.
CS5320/21/22
SID - Serial Data I nput, Pin 25
Data bits are presented MSB first, LSB last. Data is latched on the falling edge of SCLK.
RSEL - Register Select, Pin 27
Selects conversion data when high, or status data when low.
USEOR - Use Offset Register, Pin 15
Use offset register value to correct output words when high. Output words will not be offset
corrected when low.
ORCAL - Offset Register Calibrate, Pin 19
Initiates an offset calibration cycle when SYNC goes high after ORCAL has been toggled from
low to high. The offset value is output on the 57th word following SYNC. Subsequent words
will have their offset correction controlled by USEOR.
DS454PP1 33
CS5320/21/22
5. ORDERING INFORMATION
Kits Analog Modulator Digital Filter
Part Number Part Number Temperature Package Part Number Temperature Package
CK5320-KL1 CS5320-KL 0
CK5321-KL1 CS5321-BL -55
CK5321-BL1 CS5321-BL -55
o
to +70o C 28-pin PLCC CS5322-KL 0o to +70o C 28-pin PLCC
o
to +85o C 28-pin PLCC CS5322-KL 0o to +70o C 28-pin PLCC
o
to +85o C 28-pin PLCC CS5322-BL -40o to +85o C 28-pin PLCC
Table 5. Detailed Ordering Information
34 DS454PP1
6. PARAMETER DEFINITIONS
Dynamic Range
The ratio of the full-scale (rms) signal to the broadband (rms) noise signal. Broadband noise is
measured with the input grounded within the bandwidth of 1 Hz to f3 Hz (See “CS5322
FILTER CHARACTERISTICS” on page 8). Units in dB.
Signal-to-Distortion
The ratio of the full-scale (rms) signal to the rms sum of all harmonics up to f3 Hz.
Units in dB.
Intermodulation Distortion
The ratio of the rms sum of the two test frequencies (30 and 50 Hz) w hich are each 6 dB down
from full-scale to the rms sum of all intermodulation components within the bandwidth of dc to
f3 Hz. Units in dB.
Full Scale Error
The ratio of the difference between the value of the voltage reference and analog input voltage
to the full scale span (two times the voltage reference value). This ratio is calculated after the
effects of offset and the external bias components are removed and the analog input voltage is
adjusted. Measurement of this parameter uses the circuitry illustrated in the System Connection
Diagram. Units in %.
CS5320/21/22
Full Scale Drift
The change in the Full Scale value with temperature. Units in %/°C.
Offset
The difference between the analog ground and the analog voltage ne cessary to yield an output
code from the CS5320/22 or CS5321/22 of 000000(H). Measurement of this parameter use s the
circuit configuration illustrated in the System Connection Diagram. Units in mV.
Offset Drift
The change in the Offset value with temperature. Measurement of this parameter uses the
circuit configuration illustrated in the System Connection Diagram. Units in µV/°C.
DS454PP1 35
7. PACKAGE DIMENSIONS
28L PLCC PACKAGE DRAWING
CS5320/21/22
e
D2/E2
B
D1
D
E1 E
A1
A
INCHES MILLIMETERS
DIM MIN MAX MIN MAX
A 0.165 0.180 4.043 4.572
A1 0.090 0.120 2.205 3.048
B 0.013 0.021 0.319 0.533
D 0.485 0.495 11.883 12.573
D1 0.450 0.456 11.025 11.582
D2 0.390 0.430 9.555 10.922
E 0.485 0.495 11.883 12.573
E1 0.450 0.456 11.025 11.582
E2 0.390 0.430 9.555 10.922
e 0.040 0.060 0.980 1.524
JEDEC #: MS-018
36 DS454PP1
• Notes •
Loading...