Benq S52, Quanta ED2 Schematics

1
2
3
4
5
6
7
8
ED2-UMA DESIGN
A A
RUN POWER SW
PG 34
AC/BATT CONNECTOR
BATT CHARGER
PG 37
PG 37
Dothan
(478 Micro-FCPGA)
PG 5, 6
DC/DC +3V_SRC +5VSUS
PG 34
CPU VR
PG 33
CLOCKS
PG 17
VER : 1C
FSB 133MHZ
LVDS
DDR-SODIMM1
PG 15, 16
333 MHZ DDR I
Alviso 915GM/GML
TVOUT
1257 PCBGA
DDR-SODIMM2
B B
PG 15, 16
SATA - HDD
SATA0
PG 7,8,9,10, 11
DMI interface
USB2.0 (P0~P7)
PG 20
PATA - HDD
PATA 100
ICH6-M
PG 20
609 BGA
VGA
USB2.0 (P3) USB2.0 (P2) USB2.0 (P0~P1,P4)
LAN RTL8100S
PG 25
Internal ODD CD-ROM
PG 20
C C
AC97/Azalia
PG 12,13, 14
CARDBUS PC7411
PG 21,22,23
Panel Connector
S-Video
VGA
Bluetooth
USB2.0 I/O Ports
Magnetics
PCI Bus 33MHz
PG 18
PG 24
PG 19
PG 24
PG 24
PG 26
MINI-PCI
PG 24
S-Video reserved
PR-VGA
PR-USB2.0
P2 reserved for third USB
RJ45
PG 26
PR-LAN
Port Replicator
PG 31
Conexant Audio
PG 28
AUDIO
MDC DAA
Amplifier
PG 29
D D
Jack to Speaker
PG 29
1
Audio Jacks
PG 29
2
PG 30
MODEM RJ 11
PG 26
KBC
NS97551
PG 32
Matrix PG 27
3
Touch Pad
PG 27
LPC
X-Bus
Flash
PG 32
4
Super IO
LPC47N217
PG 31
PCMCIA CON.
PG 21
5
Card Reader
PG 22
Serial
Parallel
IrDA
IEEE1394 CONN.
PG 23
PG 31
Wireless LAN Card
PG 24
PR-COM
PR-Printer
PR-PS/2 PR-Audio outKey
Size Document Number Rev
Block Diagram 1
6
Date: Sheet
PROJECT : ED2
Quanta Computer Inc.
7
C2A
of
138Friday, October 22, 2004
8
1
2
3
4
5
6
7
8
PCI ROUTING TABLE
A A
REQ0# / GNT0# REQ2# / GNT2# REQ1# / GNT1#
IDSEL
AD24 AD19 AD17
INTERUPT
PIRQA# PIRQB# , PIRQD# PIRQC#,PIRQD#,PIRQA#
DEVICE
RTL8110S MINI-PCI TI 7411
SMB I
ICH6
CLK GEN
MOSFET
DIMM1
DIMM0
+3VSUS +3VRUN
B B
C C
SMB II
NS551
551 EPROM
Smart Battery
MOSFET
Thermal IC of CPU
+3VRUN+3VALW
D D
1
2
3
4
5
6
Size Document Number Rev
Block Diagram 2
Date: Sheet
PROJECT : ED2
Quanta Computer Inc.
7
238Friday, October 22, 2004
of
8
C2A
1
2
3
P
o
4
w
er
RailFlow
5
6
7
8
A A
CPU_VID[0..5]
VIN HWPG VRON
STP_CPU# DPRSLPVR
PSI
SC451
VHCORE
IMVP_PWRGD
CLK_EN#
DC_IN
VAFB
LM339 Charger
Battery
VIN +VCCP
MAINON +2_5VSUS
B B
SUSON HWPG
LM27281
AO4414
MAIND
VIN
SC1470
HWPG
AO4414
+1_5VSUSSUSON
+2_5VSUS
Pass Through for SUS Rail
+1_25VSUS
G2966
MAINON
+2_5VRUN
C C
Controlled for RUN Rail
+1_25VRUN
Diode
AO4411
+2_5VRUN
+1_5VRUN
FBMBATT
+5VRUN
AO4404
AOD4411
VIN
MAX1632A
PG
FB+3VRUN
AIC1117 AMCVDD
FB
FB+3VSUS
AVDD
+3V_MODEM
+15VALW
MAIND
+12VALW
+5VALW
MAIND
3.3VREF
+3VALW
HWPG
MAIND
S5_ON
FB
FB
AVDD_CLK
+3_3VDC
FB +3_3VDD
SUSD
SUSD
2N7002
AO4812
AO4812
SI5402
+12VRUN
+5VSUS
+5VRUN
+3VSUS
+3VRUN
+3V_S5
FAN_PWRAO6402+5VRUN
FB+5VRUN +5VODD
FB+3V_S5
+3V_LAN_D 1197
CTRL25
FB+2P5V_LAN
FB
DVDD_LAN+5VRUN +5VHDDFB
+3V_LAN_A
+3VRUN
D D
1
2
3
FB
+3VHDD
4
1197
5
6
+1P8V_LANCTRL18
Size Docum e n t N u mb er Re v
Block Diagram 3
Date: Sheet
7
PROJECT : ED2
Quanta Computer Inc.
338Friday, Oc t o ber 22, 2004
8
of
C2A
1
INDEX
Pg# Description
1-3
Schematic Block Diagram
4
FRONTPAGE
5-6
Dothan/Younah
7-11
A A
B B
ALVISO GM
12-14
ICH6M
15-16
DDRI SO-DIMM(200P)
17
CLOCK GENERATOR
18-19
LCD CONN & CRT CONN
20
SATA & IDE (HDD&CD_ROM)
PCI7411 & CONN & IEEE1394
21-23 24
MINI-PCI & MDC CONN
25-26
LAN & LAN Conn.
27
TOUCH PAD & FAN&KB
28
Azilia AC97 CODEC
Audio Amplifier
29 30 MODEM 31
DOCKING & SIO & FIR
32
KBC PC97551
33
CPU Power
34
3.3V/5V/12V/15V
1.5VSUS/1.5VRUN
35 36
+VCCP/+1.25V/+2.5V
37
Battery & Charger
2
DNI LIST
3
New Label
VA VIN MBATT +15VALW +12VALW +12VRUN
+5VALW
+5V_S5
+5VSUS +5VRUN +5VHDD +5VODD
+5VFDD
FAN_PWR VDDA AMCVDD 3V_MODEM
+3VALW +3V_S5 +3VSUS +3VRUN +3VHDD
4
Power and Ground
NOTE
NO USE
CONNECT TO +5VRUN DIRECTLY CONNECT TO +5VRUN DIRECTLY +5V ODD POWER NO USE
CONNECT TO +3VRUN DIRECTLY
Description
AC ADAPTER (20V) MAIN POWER (10~20V) MAIN BATTERY + (10~17V) +15V ALWAYS +12V ALWAYS +12V RUN
+5V ALWAYS & KBC POWER THIS POWER WILL BE TUNEED OFF IN S5 BATTERY MODE +5V S5 CONTROLED POWER +5V S3 CONTROLED POWER +5V HDD POWER
EXTERNAL FDD POWER (5V) FAN POWER (5V) Amplifier Power 5V RUN Plane AC97 Code DAC Power 3VRUN MODEM Power 3VSUS
8051 POWER (3V) THIS POWER WILL BE TUNEED OFF IN S5 BATTERY MODE SLP_S5# CTRLD POWER SLP_S3# CTRLD POWER SATA HDD Power
5
6
7
8
Control Signal or Source
MAINON
S5_ON
SUSD MAIND
+5VHDD_EN# +5VMOD_EN# +5VFDD_EN#
VFAN, MAX6657_OV# +5VRUN +3VSUS +5VRUN or +3VRUN
S5_ON SUSD MAIND
+3VHDD_EN#
+3V_LAN_D +3V_LAN_A +2P5V_LAN DVDD_LAN RTCVCC
LAN Digital Power LAN Analog Power LAN Analog Power LAN Digital Power 1.8 or 2.5V RTC & PCL POWER
+3V_S5 +3V_S5 +3V_LAN_D (+3V_S5) +2P5V_LAN(+3V_S5)
REF3V
+2_5VSUS +2_5VRUN
C C
+1_8VSUS +1_8VRUN +1_8V_M24
+1_5V_S5
NO USE NO USE NO USE
THIS POWER WILL BE TUNEED OFF IN S5 BATTERY MODE +1_5VSUS +1_5VRUN +1_25VSUS
AGP I/O POWER
SMDDR_VTERM +1_25VRUN
GND
AGND
GNDP
CGNDP
DC_GND
LANGND
NO USE NO USE
ALL PAGES
Page 28,29
NO USE
NO USE
DC Jcak
NO USE
ATI VGA 1.2V
ATI VGA COR E 1 . 0 / 1.2V
AGTL+ POWER (1.05V)
CPU CORE POWER (1.25/1.15V)
DIGITAL GROUND
AUDIO GND
CPU POWER GND
CHARGER GND
DC/DC POWER GND
COMBO CONN GND
4
5
VGA1_2V VGACORE
+VCCP VHCORE
D D
1
2
3
SUSON MAIND
+2_5VRUN
+1_8VSUS or +1_8VRUN
S5_ON SUSON MAIND +2_5VSUS MAINON +2_5VRUN MAINON, POW_SW MAINON VR_ON, HWPG
6
Size Document Number Rev
Date: Sheet of
7
PROJECT : ED2
Quanta Computer Inc.
Index
C2A
438Friday, October 22, 2004
8
1
HADSTB0#7 HADSTB1#7
HBREQ0#7
FERR#12
IGNNE#12
T91 *PAD T93 *PAD
INTR12 NMI12 STPCLK#12
CPUSLP#7,12
DPSLP#12
DPRSTP#12
1 2
HA#[3..31]
HREQ#07 HREQ#17 HREQ#27 HREQ#37 HREQ#47
ADS#7
BPRI#7
BNR#7
HLOCK#7
HIT#7
HITM#7
DEFER#7
HTRDY#7
RS#07 RS#17 RS#27
A20M#12
SMI#12
R3120_4
HA#[3..31]7
A A
B B
C C
CPUPWRGD12
SYS_RESET#13
G1: NC for Dothan and DPRSTP# for Yonah
D D
+VCCP
THERMTRIP#8,12
R311 56_4
1
2
HA#3 HA#4 HA#5 HA#6 HA#7 HA#8 HA#9 HA#10 HA#11 HA#12 HA#13 HA#14 HA#15 HA#16 HA#17 HA#18 HA#19 HA#20 HA#21 HA#22 HA#23 HA#24 HA#25 HA#26 HA#27 HA#28 HA#29 HA#30 HA#31
IERR#
BPM0# BPM1# BPM2# BPM3#
A20M# FERR# IGNNE# CPUPWRGD SMI#
TCK TDO TDI TMS TRST#
PREQ# PRDY# DBR#
STPCLK# CPUSLP# DPSLP#
THERMDA THERMDC
THERMTRIP1#
CPU_PROCHOT#
2
AA3 AA2
AF4 AC4 AC7 AC3 AD3 AE4 AD2 AB4 AC6 AD5 AE2 AD6 AF3 AE1 AF1
AE5
A13 A12 C12 C11 B13 A16 A15 B10 A10
B18 A18
C17 B17
P4
U4
V3
R3
V2
W1
T4
W2
Y4 Y1
U1
Y3
U3
R2
P3 T2 P1 T1
N2
A4
N4
J3
L1
J2
K3 K4 L4
C8
B8
A9 C9 M3 H1
K1
L2 C2
D3
A3
E4
B4
A7 D1
D4 C6
A6
B7 G1
CT_0505: Change footprint to BGA479M-SOCKET from L100505 from MPGA479M
U31A
A3# A4# A5# A6# A7# A8# A9# A10# A11# A12# A13# A14# A15# A16# A17# A18# A19# A20# A21# A22# A23# A24# A25# A26# A27# A28# A29# A30# A31#
ADSTB0# ADSTB1#
REQ0# REQ1# REQ2# REQ3# REQ4#
ADS#
IERR# BREQ0#
BPRI# BNR# LOCK#
HIT# HITM# DEFER#
BPM0# BPM1# BPM2# BPM3# TRDY# RS0# RS1# RS2#
A20M# FERR# IGNNE# PWRGOOD SMI#
TCK TDO TDI TMS TRST# ITP_CLK0 ITP_CLK1 PREQ# PRDY# DBR#
LINT0 LINT1 STPCLK# SLP# DPSLP# DPRSTP#
THERMDA THERMDC
THERMTRIP# PROCHOT#
Dothan Processor
REQUEST PHASE SIGNALS
ERROR SIGNALS
ARBITRATION PHASE SIGNALS
SNOOP PHASE SIGNALS
RESPONSE PHASE SIGNALS
PC COMPATIBILITY SIGNALS
DIAGNOSTIC & TEST SIGNALS
EXECUTION CONTROL SIGNALS
THERMAL DIODE
3
Dothan
1 OF 3
3
DATA PHASE SIGNALS
D10# D11# D12# D13# D14# D15# D16# D17# D18# D19# D20# D21# D22# D23# D24# D25# D26# D27# D28# D29# D30# D31# D32# D33# D34# D35# D36# D37# D38# D39# D40# D41# D42# D43# D44# D45# D46# D47# D48# D49# D50# D51# D52# D53# D54# D55# D56# D57# D58# D59# D60# D61# D62# D63#
DSTBN0# DSTBP0# DSTBN1# DSTBP1# DSTBN2# DSTBP2# DSTBN3# DSTBP3#
DINV0# DINV1# DINV2# DINV3#
DBSY# DRDY#
BCLK1 BCLK0
INIT#
RESET#
DPWR#
D0# D1# D2# D3# D4# D5# D6# D7# D8# D9#
A19 A25 A22 B21 A24 B26 A21 B20 C20 B24 D24 E24 C26 B23 E23 C25 H23 G25 L23 M26 H24 F25 G24 J23 M23 J25 L26 N24 M25 H26 N25 K25 Y26 AA24 T25 U23 V23 R24 R26 R23 AA23 U26 V24 U25 V26 Y23 AA26 Y25 AB25 AC23 AB24 AC20 AC22 AC25 AD23 AE22 AF23 AD24 AF20 AE21 AD21 AF25 AF22 AF26
C23 C22 K24 L24 W25 W24 AE24 AE25
D25 J26 T24 AD20
M2 H2
B14 B15
B5 B11 C19
4
CPUINIT# CPURST#
4
HD#0 HD#1 HD#2 HD#3 HD#4 HD#5 HD#6 HD#7 HD#8 HD#9 HD#10 HD#11 HD#12 HD#13 HD#14 HD#15 HD#16 HD#17 HD#18 HD#19 HD#20 HD#21 HD#22 HD#23 HD#24 HD#25 HD#26 HD#27 HD#28 HD#29 HD#30 HD#31 HD#32 HD#33 HD#34 HD#35 HD#36 HD#37 HD#38 HD#39 HD#40 HD#41 HD#42 HD#43 HD#44 HD#45 HD#46 HD#47 HD#48 HD#49 HD#50 HD#51 HD#52 HD#53 HD#54 HD#55 HD#56 HD#57 HD#58 HD#59 HD#60 HD#61 HD#62 HD#63
HD#[0..63]
HDSTBN0# 7 HDSTBP0# 7 HDSTBN1# 7 HDSTBP1# 7 HDSTBN2# 7 HDSTBP2# 7 HDSTBN3# 7 HDSTBP3# 7
HDBI0# 7 HDBI1# 7 HDBI2# 7 HDBI3# 7
DBSY# 7 DRDY# 7
HCLK_CPU# 17 HCLK_CPU 17
+3VRUN
THERMDC
THERMDA
CPUINIT# 12 CPURST# 7 DPWR# 7
5
HD#[0..63] 7
R68 47
10 mil trace / 10 mil space
5
15 MIL
3V_THM
C83 .1U/10V_4
C86 2200P
Signal TDI TMS TRST# TCK TDO
FERR#
IERR#
CPUPWRGD
TCK TRST#
6
+3VRUN
R69 10K-0402
U18
1
VCC
3
DXN
2
DXP
-OVT4GND
MAX6657
SMDATA
SMCLK
-ALT
7 8 6 5
KBSMDAT KBSMCLK
ITP disable guidelines
Resistor Value 150 ohm +/- 5%
680 ohm +/- 5% GND 27 ohm +/- 5%
Open
Note: Populate R58, R62 when ITP connector is populated.
R60 56_4
1 2
R319 56_4
1 2
R58 200/F
1 2
R315 27.4/F
1 2 1 2
R62 680
6
Connect To
VTT VTT
GND VTT
+VCCP +3VSUS
R317
54.9/F
TDI TMS
TDO CPURST#
Size Document Number Rev
Date: Sheet
7
+3VRUN
Q14
2
2N7002
+3VRUN+3VRUN
2
1 2
R72 10K-0402
Q13 2N7002
3
3
+3VRUN
R310 10K-0402
1
R66 10K-0402
1
+3VRUN
Resistor Placement Within 2.0" of the CPU Within 2.0" of the CPU39 ohm +/- 5% Within 2.0" of the CPU Within 2.0" of the CPU Within 2.0" of the CPU
12
R318 150/F_4
DBR#
+VCCP +VCCP
12
12
R56
R316
39.2/F
54.9/F
PROJECT : ED2
Quanta Computer Inc.
Dothan (HOST)
7
R710
12
MBDATA
MBCLK
12
8
MBDATA 32,37
Item9
MBCLK 32,37
THRM# 13 MAX6657_AL# 32
MAX6657_OV# 27,34
R57 150/F_4
of
538Friday, October 22, 2004
8
C2A
1
2
3
4
5
6
7
8
R50 *0_NC
R46 *0_NC
1 2
SELPSB2_CLK SELPSB1_CLK
+VCCP
BSEL0 BSEL1
U31C
W23
D10
VCCP0
D12
VCCP1
D14
VCCP2
D16
VCCP3
E11
VCCP4
E13
VCCP5
E15
VCCP6
F10
VCCP7
F12
VCCP8
F14
VCCP9
F16
VCCP10
K6
VCCP11
L5
VCCP12
L21
VCCP13
M6
VCCP14
M22
VCCP15
N5
VCCP16
N21
VCCP17
P6
VCCP18
P22
VCCP19
R5
VCCP20
R21
VCCP21
T6
VCCP22
T22
VCCP23
U21
VCCP24
P23
VCCQ0
W4
VCCQ1
E2
VID0
F2
VID1
F3
VID2
G3
VID3
G4
VID4
H4
VID5
AE7
VCCSENSE
AF6
VSSSENSE
C16
BSEL0
C14
BSEL1
E1
12
PSI
R6
VSS100
R22
VSS101
R25
VSS102
T3
VSS103
T5
VSS104
T21
VSS105
T23
VSS106
T26
VSS107
U2
VSS108
U6
VSS109
U22
VSS110
U24
VSS111
V1
VSS112
V4
VSS113
V5
VSS114
V21
VSS115
V25
VSS116
W3
VSS117
W6
VSS118
W22
VSS119
Dothan Processor
Size Document Number Rev
Date: Sheet
Dothan
3 OF 3
POWER, GROUND AND NC
VID
PROJECT : ED2
Quanta Computer Inc.
Dothan (Power)
7
VSS120 VSS121 VSS122 VSS123 VSS124 VSS125 VSS126 VSS127 VSS128 VSS129 VSS130 VSS131 VSS132 VSS133 VSS134 VSS135 VSS136 VSS137 VSS138 VSS139 VSS140 VSS141 VSS142 VSS143 VSS144 VSS145 VSS146 VSS147 VSS148 VSS149 VSS150 VSS151 VSS152 VSS153 VSS154 VSS155 VSS156 VSS157 VSS158 VSS159 VSS160 VSS161 VSS162 VSS163 VSS164 VSS165 VSS166 VSS167 VSS168 VSS169 VSS170 VSS171 VSS172 VSS173 VSS174 VSS175 VSS176 VSS177 VSS178 VSS179 VSS180 VSS181 VSS182 VSS183 VSS184 VSS185 VSS186 VSS187 VSS188 VSS189 VSS190 VSS191
W26 Y2 Y5 Y21 Y24 AA1 AA4 AA6 AA8 AA10 AA12 AA14 AA16 AA18 AA20 AA22 AA25 AB3 AB5 AB7 AB9 AB11 AB13 AB15 AB17 AB19 AB21 AB23 AB26 AC2 AC5 AC8 AC10 AC12 AC14 AC16 AC18 AC21 AC24 AD1 AD4 AD7 AD9 AD11 AD13 AD15 AD17 AD19 AD22 AD25 AE3 AE6 AE8 AE10 AE12 AE14 AE16 AE18 AE20 AE23 AE26 AF2 AF5 AF9 AF11 AF13 AF15 AF17 AF19 AF21 AF24
638Friday, October 22, 2004
C2A
of
8
Place voltage
+VCCP
divider within
0.5" of GTLREF
COMP0 COMP1 COMP2 COMP3
A A
Place pulldown resistors within
0.5" of COMP pins
18mils Trace Width of COMP0,2 5mils Trace Width of COMP1,3
B B
C C
12
C37
10U_6.3V_8
12
C407
10U_6.3V_8
12
C419
10U_6.3V_8
C34
10U_6.3V_8
1 2
12
C59
10U_6.3V_8
12
C415
10U_6.3V_8
12
C63
10U_6.3V_8
C61
10U_6.3V_8
1 2
R27
27.4/F
1 2
VHCORE
12
C405
10U_6.3V_8
VHCORE
12
C406
10U_6.3V_8
12
C62
10U_6.3V_8
VHCORE
C423
10U_6.3V_8
1 2
1 2
R307
54.9/F
R19
27.4/F
1 2
12
C412
10U_6.3V_8
12
C404
10U_6.3V_8
12
C414
10U_6.3V_8
C424
10U_6.3V_8
1 2
R22
54.9/F
1 2
12
C418
10U_6.3V_8
12
C32
10U_6.3V_8
12
C411
10U_6.3V_8
C425
10U_6.3V_8
1 2
12
.01U/16V_4
12
C64
10U_6.3V_8
12
C36
10U_6.3V_8
C35
10U_6.3V_8
1 2
C71
12
C409
10U_6.3V_8
12
C421
10U_6.3V_8
C417
10U_6.3V_8
1 2
pin
R15 1K/F-0402
Trace as Wider as possible.
1 2
R16 2K/F
1 2
CPU_VCCA
12
C75
10U_6.3V_8
+1_5VRUN
VHCORE
12
C426
10U_6.3V_8
VHCORE
12
C60
10U_6.3V_8
VHCOREVHCORE
C410
10U_6.3V_8
1 2
T85 T92 T96
12
C420
10U_6.3V_8
12
C416
10U_6.3V_8
C33
10U_6.3V_8
1 2
R55 0_4
Removed +1_8VRUN
12
C408
10U_6.3V_8
12
C413
10U_6.3V_8
C422
10U_6.3V_8
1 2
T94 T89
T97 T95
T84 T83 T90
COMP0 COMP1 COMP2 COMP3
GTLREF0
TEST1 TEST2
CPU_VCCA
VHCORE
Total caps = 1670 uF > 1430 uF (Intel Recommendation) ESR = 9m ohm/4 // 5m ohm/35 ---> = 0.1343m ohm
+VCCP
12
12
12
C427
+
D D
150U/6.3V_7
CC7343
12
C51
C44
.1U/10V_4
.1U/10V_4
1
12
C73
C76
.1U/10V_4
.1U/10V_4
C, mF---------ESR, mW-----------ESL, nH 1 x 150 mF-----42 mW (typ) / 2--------2.5 nH / 12 10 x 0.1 mF----16 mW (typ) / 10-------0.6 nH / 10
2
12
C46
.1U/10V_4
+VCCP
12
C27 .1U/10V_4
12
C52 .1U/10V_4
12
C30 .1U/10V_4
3
12
C45 .1U/10V_4
12
C74 .1U/10V_4
VHCORE
4
P25 P26 AB2 AB1
AD26
AF7
AC1
E26
AC26
D18 D20 D22
E17 E19 E21
G21 H22
K22
V22
W21
Y22 AA5 AA7
AA9 AA11 AA13 AA15 AA17 AA19 AA21
AB6
AB8 AB10 AB12 AB14 AB16 AB18 AB20 AB22
AC9 AC11 AC13 AC15 AC17 AC19
AD8 AD10 AD12 AD14 AD16 AD18
AE9 AE11 AE13 AE15 AE17 AE19
AF8 AF10 AF12 AF14 AF16 AF18
C5
F23
B2 C3
N1 B1
F26
D6 D8
E5 E7 E9
F6
F8 F18 F20 F22
G5 H6
J5
J21
U5 V6
W5
Y6
U31B
COMP0 COMP1 COMP2 COMP3
GTLREF0
TEST1 TEST2
NC1 RSVD2
RSVD3 RSVD4 RSVD5
VCCA3 VCCA2 VCCA1 VCCA0
VCC00 VCC01 VCC02 VCC03 VCC04 VCC05 VCC06 VCC07 VCC08 VCC09 VCC10 VCC11 VCC12 VCC13 VCC14 VCC15 VCC16 VCC17 VCC18 VCC19 VCC20 VCC21 VCC22 VCC23 VCC24 VCC25 VCC26 VCC27 VCC28 VCC29 VCC30 VCC31 VCC32 VCC33 VCC34 VCC35 VCC36 VCC37 VCC38 VCC39 VCC40 VCC41 VCC42 VCC43 VCC44 VCC45 VCC46 VCC47 VCC48 VCC49 VCC50 VCC51 VCC52 VCC53 VCC54 VCC55 VCC56 VCC57 VCC58 VCC59 VCC60 VCC61 VCC62 VCC63 VCC64 VCC65 VCC66 VCC67 VCC68 VCC69 VCC70 VCC71
Dothan Processor
Dothan
2 OF 3
POWER, GROUND, RESERVED SIGNALS
VSS00 VSS01 VSS02 VSS03 VSS04 VSS05 VSS06 VSS07 VSS08 VSS09 VSS10 VSS11 VSS12 VSS13 VSS14 VSS15 VSS16 VSS17 VSS18 VSS19 VSS20 VSS21 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 VSS29 VSS30 VSS31 VSS32 VSS33 VSS34 VSS35 VSS36 VSS37 VSS38 VSS39 VSS40 VSS41 VSS42 VSS43 VSS44 VSS45 VSS46 VSS47 VSS48 VSS49 VSS50 VSS51 VSS52 VSS53 VSS54 VSS55 VSS56 VSS57 VSS58 VSS59 VSS60 VSS61 VSS62 VSS63 VSS64 VSS65 VSS66 VSS67 VSS68 VSS69 VSS70 VSS71 VSS72 VSS73 VSS74 VSS75 VSS76 VSS77 VSS78 VSS79 VSS80 VSS81 VSS82 VSS83 VSS84 VSS85 VSS86 VSS87 VSS88 VSS89 VSS90 VSS91 VSS92 VSS93 VSS94 VSS95 VSS96 VSS97 VSS98 VSS99
5
A2 A5 A8 A11 A14 A17 A20 A23 A26 B3 B6 B9 B12 B16 B19 B22 B25 C1 C4 C7 C10 C13 C15 C18 C21 C24 D2 D5 D7 D9 D11 D13 D15 D17 D19 D21 D23 D26 E3 E6 E8 E10 E12 E14 E16 E18 E20 E22 E25 F1 F4 F5 F7 F9 F11 F13 F15 F17 F19 F21 F24 G2 G6 G22 G23 G26 H3 H5 H21 H25 J1 J4 J6 J22 J24 K2 K5 K21 K23 K26 L3 L6 L22 L25 M1 M4 M5 M21 M24 N3 N6 N22 N23 N26 P2 P5 P21 P24 R1 R4
DothanA DothanB
NC Install
R313
SELPSB2_CLK SELPSB1_CLK
R313 0_4 R314 0_4
PSI
No using for MAX1907
STP_CPU#13,17,33
SELPSB2_CLK8,17 SELPSB1_CLK8,17
CPU_VID033 CPU_VID133 CPU_VID233 CPU_VID333 CPU_VID433 CPU_VID533
1 2 1 2
6
T81 *PAD T82 *PAD
1
2
3
4
5
6
7
8
HXRCOMP
12
R107 100/F
R144 100/F
+VCCP
12
+VCCP
12
12
12
+VCCP
12
+VCCP
12
12
R98
24.9/F
R95
54.9/F
R102 221/F
R152
24.9/F
R133
54.9/F
R143 221/F
A A
B B
C C
HXSCOMP
HXSWING
C130
.1U/10V_4
1 2
HYRCOMP
HYSCOMP
HYSWING
C173
.1U/10V_4
1 2
10mil Trace Length and Width
20mil Trace Length and Width
10mil Trace Length and Width
20mil Trace Length and Width
HD#[0..63]5
HD#[0..63]
HXRCOMP HXSCOMP HXSWING HYRCOMP HYSCOMP HYSWING
HD#0 HD#1 HD#2 HD#3 HD#4 HD#5 HD#6 HD#7 HD#8 HD#9 HD#10 HD#11 HD#12 HD#13 HD#14 HD#15 HD#16 HD#17 HD#18 HD#19 HD#20 HD#21 HD#22 HD#23 HD#24 HD#25 HD#26 HD#27 HD#28 HD#29 HD#30 HD#31 HD#32 HD#33 HD#34 HD#35 HD#36 HD#37 HD#38 HD#39 HD#40 HD#41 HD#42 HD#43 HD#44 HD#45 HD#46 HD#47 HD#48 HD#49 HD#50 HD#51 HD#52 HD#53 HD#54 HD#55 HD#56 HD#57 HD#58 HD#59 HD#60 HD#61 HD#62 HD#63
U33A
E4
HD0#
E1
HD1#
F4
HD2#
H7
HD3#
E2
HD4#
F1
HD5#
E3
HD6#
D3
HD7#
K7
HD8#
F2
HD9#
J7
HD10#
J8
HD11#
H6
HD12#
F3
HD13#
K8
HD14#
H5
HD15#
H1
HD16#
H2
HD17#
K5
HD18#
K6
HD19#
J4
HD20#
G3
HD21#
H3
HD22#
J1
HD23#
L5
HD24#
K4
HD25#
J5
HD26#
P7
HD27#
L7
HD28#
J3
HD29#
P5
HD30#
L3
HD31#
U7
HD32#
V6
HD33#
R6
HD34#
R5
HD35#
P3
HD36#
T8
HD37#
R7
HD38#
R8
HD39#
U8
HD40#
R4
HD41#
T4
HD42#
T5
HD43#
R1
HD44#
T3
HD45#
V8
HD46#
U6
HD47#
W6
HD48#
U3
HD49#
V5
HD50#
W8
HD51#
W7
HD52#
U2
HD53#
U1
HD54#
Y5
HD55#
Y2
HD56#
V4
HD57#
Y7
HD58#
W1
HD59#
W3
HD60#
Y3
HD61#
Y6
HD62#
W2
HD63#
C1
HXRCOMP
C2
HXSCOMP
D1
HXSWING
T1
HYRCOMP
L1
HYSCOMP
P1
HYSWING
ALVISO
CT_0505: Change footprint to mbga1257-intel-alviso from MBGA-1257
HOST
HA3# HA4# HA5# HA6# HA7# HA8#
HA9# HA10# HA11# HA12# HA13# HA14# HA15# HA16# HA17# HA18# HA19# HA20# HA21# HA22# HA23# HA24# HA25# HA26# HA27# HA28# HA29# HA30# HA31#
HADS# HADSTB0# HADSTB1#
HVREF
HBNR#
HBPRI#
BREQ0#
HCPURST#
HCLKINN HCLKINP
HDBSY#
HDEFER#
HDINV#0 HDINV#1 HDINV#2 HDINV#3 HDPWR#
HDRDY# HDSTBN0# HDSTBN1# HDSTBN2# HDSTBN3# HDSTBP0# HDSTBP1# HDSTBP2# HDSTBP3#
HEDRDY#
HHIT#
HHITM#
HLOCK#
HPCREQ#
HREQ0#
HREQ1#
HREQ2#
HREQ3#
HREQ4#
HRS0# HRS1# HRS2#
HCPUSLP#
HTRDY#
G9 C9 E9 B7 A10 F9 D8 B10 E10 G10 D9 E11 F10 G11 G13 C10 C11 D11 C12 B13 A12 F12 G12 E12 C13 B11 D13 A13 F13
F8 B9 E13 J11 A5 D5 E7 H10
AB1 AB2
C6 E6 H8 K3 T7 U5 G6 F7 G4 K1 R3 V3 G5 K2 R2 W4 F6 D4 D6 B3 A11 A7 D7 B8 C7 A8 A4 C5 B4 G8 B5
HA#3 HA#4 HA#5 HA#6 HA#7 HA#8 HA#9 HA#10 HA#11 HA#12 HA#13 HA#14 HA#15 HA#16 HA#17 HA#18 HA#19 HA#20 HA#21 HA#22 HA#23 HA#24 HA#25 HA#26 HA#27 HA#28 HA#29 HA#30 HA#31
HCPUSLP#_GMCH
HA#[3..31]
HA#[3..31] 5
ADS# 5 HADSTB0# 5 HADSTB1# 5
BNR# 5 BPRI# 5 HBREQ0# 5 CPURST# 5
HCLK_MCH# 17 HCLK_MCH 17
DBSY# 5 DEFER# 5 HDBI0# 5 HDBI1# 5 HDBI2# 5 HDBI3# 5
DPWR# 5
DRDY# 5 HDSTBN0# 5 HDSTBN1# 5 HDSTBN2# 5 HDSTBN3# 5 HDSTBP0# 5 HDSTBP1# 5 HDSTBP2# 5 HDSTBP3# 5
HIT# 5 HITM# 5 HLOCK# 5
HREQ#0 5 HREQ#1 5 HREQ#2 5 HREQ#3 5 HREQ#4 5 RS#0 5 RS#1 5 RS#2 5
HTRDY# 5
Do not install R244 for Dothan-A and install for Dothan-B
T7 *PAD
T105 *PAD
CT_0513: Install R39 0 ohm.
R89
1 2
0_4
HVREF
12
C160 .1U/10V_4
Concern about HVREF Trace Length & Width
CPUSLP# 5,12
+VCCP
1 2
12
R129 100/F
R128 200/F
close to Alviso 100mil
D D
Size Document Number Rev
Alviso (HOST)
1
2
3
4
5
6
Date: Sheet
PROJECT : ED2
Quanta Computer Inc.
7
C2A
of
738Friday, October 22, 2004
8
1
DMI_TXN013 DMI_TXN113 DMI_TXN213
12
R169
40.2/F
DMI_TXN313
DMI_TXP013 DMI_TXP113 DMI_TXP213 DMI_TXP313
DMI_RXN013 DMI_RXN113 DMI_RXN213 DMI_RXN313
DMI_RXP013 DMI_RXP113 DMI_RXP213 DMI_RXP313
CLK_SDRAM015 CLK_SDRAM115
T42
CLK_SDRAM315 CLK_SDRAM415
T34
CLK_SDRAM0#15 CLK_SDRAM1#15
T40
CLK_SDRAM3#15 CLK_SDRAM4#15
CKE015,16 CKE115,16 CKE215,16 CKE315,16
SM_CS0#15,16 SM_CS1#15,16 SM_CS2#15,16 SM_CS3#15,16
T36
CLK_SDRAM2
CLK_SDRAM5
CLK_SDRAM2#
CLK_SDRAM5#
CKE0 CKE1 CKE2 CKE3
SM_CS0# SM_CS1# SM_CS2# SM_CS3#
M_OCDCOMP0 M_OCDCOMP1
T116 T44 T43 T45
M_RCOMPN M_RCOMPP
SMDDR_VREF_R
SMXSLEW SMYSLEW
A A
B B
12
R173
40.2/F
C C
Route as short as possible.
2
U33C
AA31
DMIRXN0
AB35
DMIRXN1
AC31
DMIRXN2
AD35
DMIRXN3
Y31
DMIRXP0
AA35
DMIRXP1
AB31
DMIRXP2
AC35
DMIRXP3
AA33
DMITXN0
AB37
DMITXN1
AC33
DMITXN2
AD37
DMITXN3
Y33 AA37 AB33 AC37
AM33
AL1 AE11
AJ34
AF6 AC10
AN33
AK1 AE10
AJ33
AF5 AD10
AP21 AM21 AH21 AK21
AN16 AM14 AH15 AG16
AF22 AF16
AP14
AL15 AM11 AN10
AK10 AK11 AF37
AD1 AE27 AE28
AF9 AF10
DMITXP0 DMITXP1 DMITXP2 DMITXP3
SM_CK0 SM_CK1 SM_CK2 SM_CK3 SM_CK4 SM_CK5
SM_CK0# SM_CK1# SM_CK2# SM_CK3# SM_CK4# SM_CK5#
SM_CKE0 SM_CKE1 SM_CKE2 SM_CKE3
SM_CS0# SM_CS1# SM_CS2# SM_CS3#
SM_OCDCOMP0 SM_OCDCOMP1
SM_ODT0 SM_ODT1 SM_ODT2 SM_ODT3
SMRCOMPN SMRCOMPP SMVREF0 SMVREF1 SMXSLEWIN SMXSLEWOUT SMYSLEWIN SMYSLEWOUT
ALVISO
DMIDDR MUXING
It's point to point, 55ohm trace, keep as
CFG/RSVDPMLCKNC
BM_BUSY#
EXT_TS0# EXT_TS1#
THRMTRIP#
DREF_CLKN
DREF_CLKP DREF_SSCLKN DREF_SSCLKP
CFG0 CFG1 CFG2 CFG3 CFG4 CFG5 CFG6 CFG7 CFG8
CFG9 CFG10 CFG11 CFG12 CFG13 CFG14 CFG15 CFG16 CFG17 CFG18 CFG19 CFG20
RSVD21 RSVD22 RSVD23 RSVD24 RSVD25 RSVD26 RSVD27
PWROK
RSTIN#
NC1 NC2 NC3 NC4 NC5 NC6 NC7 NC8
NC9 NC10 NC11
3
+VCCP
12
R126 10K-0402
CFG0
G16
SELPSB1_CLK
H13
SELPSB2_CLK
G14
CFG3
F16 F15 G15 E16 D17 J16 D15 E15 D14 E14 H12 C14 H15 J15 H14 G22 G23 D23 G25 G24 J17 A31 A30 D26 D25
J23 J21 H22 F5 AD30 AE29
A24 A23 C37 D37
AP37 AN37 AP36 AP2 AP1 AN1 B1 A2 B37 A36 A37
CFG4 CFG5 CFG6 CFG7 CFG8 CFG9 CFG10 CFG11 CFG12 CFG13 CFG14 CFG15 CFG16 CFG17 CFG18 CFG19 CFG20
PM_EXTTS#0 PM_EXTTS#1
PLTRST#_R DOT96#
DOT96 DREFSSCLK# DREFSSCLK
TP_NC1 TP_NC2 TP_NC3 TP_NC4 TP_NC5 TP_NC6 TP_NC7 TP_NC8 TP_NC9 TP_NC10 TP_NC11SMDDR_VREF_R1
T18 T20 T26 T12 T13 T31 T5 T19 T2 T17 T25 T3 T33 T32 T29 T21 T22 T14
1 2
R168 100/F
4
CFG6
Low=DDR2 High=DDR1
SELPSB1_CLK 6,17 SELPSB2_CLK 6,17
Reserved for AV
PM_BMBUSY# 13
THERMTRIP# 5,12 IMVP_PWRGD 13,33 PLTRST# 12,13,20,31,32
DOT96# 17 DOT96 17 DREFSSCLK# 17 DREFSSCLK 17
T113
*PAD
T111
*PAD
T117
*PAD
T115
*PAD
T114
*PAD
T112
*PAD
T109
*PAD
T107
*PAD
T110
*PAD
T106
*PAD
T108
*PAD
12
R106 *2.21K/F_NC
INT_DDCCLK19 INT_DDCDAT19
INT_VGA_BLU31 INT_VGA_GRN31 INT_VGA_RED31
INT_VSYNC19
INT_HSYNC19
Low=DMIx2 High=DMIx4
CLK_MCH_3GPLL#17 CLK_MCH_3GPLL17
TV_Y/G24 TV_C/R24
4.99K/F R110
R122 255/F_4
INT_DISP_ON18
INT_TXLCLKOUT-18 INT_TXLCLKOUT+18
INT_TXLOUT0-18 INT_TXLOUT1-18 INT_TXLOUT2-18
INT_TXLOUT0+18 INT_TXLOUT1+18 INT_TXLOUT2+18
CFG5
INT_BLON18
I_EDIDCLK18 I_EDIDDATA18
5
12
R109 *2.21K/F_NC
T27 T28
T104
12
R99 150/F_4
1 2
R103 150/F_4
1 2
R96 150/F_4
1 2
R94 150/F_4
R81 39 R80 39
REFSET
INT_BLON INT_DISP_ON
R97 1. 5K/F T1
T23 T24
T6 T16 T30
T11 T15 T4
INT_TV_COMP INT_TV_Y/G INT_TV_C/R TV_REFSET
12
R93 150/F_4
INT_VGA_BLU INT_VGA_GRN INT_VGA_RED
12 12
INT_TXLCLKOUT­INT_TXLCLKOUT+
INT_TXLOUT0­INT_TXLOUT1­INT_TXLOUT2-
INT_TXLOUT0+ INT_TXLOUT1+ INT_TXLOUT2+
6
SDVOCTRL_DATA default is no SDOV
T10 T8
T9
AB29 AC29
H24 H25
A15 C16 A17
B15 B16 B17
E24 E23 E21 D21 C20 B20 A19 B19 H21 G21
E25 F25 C23 C22 F23 F22 F26 C33 C31 F28 F27
B30 B29 C25 C24
B34 B33 B32
A34 A33 B31
C29 D28 C27
C28 D27 C26
J18
J20
U33F
SDVOCTRL_DATA SDVOCTRL_CLK GCLKN GCLKP
TVDAC_A TVDAC_B TVDAC_C TV_REFSET TV_IRTNA TV_IRTNB TV_IRTNC
DDCCLK DDCDATA BLUE BLUE# GREEN GREEN# RED RED# VSYNC HSYNC REFSET
LBKLT_CTRL LBKLT_EN LCTLA_CLK LCTLB_DATA LDDC_CLK LDDC_DATA LVDD_EN LIBG LVBG LVREFH LVREFL
LACLKN LACLKP LBCLKN LBCLKP
LADATAN0 LADATAN1 LADATAN2
LADATAP0 LADATAP1 LADATAP2
LBDATAN0 LBDATAN1 LBDATAN2
LBDATAP0 LBDATAP1 LBDATAP2
ALVISO
MISC
TV VGA LVDS
7
EXP_COMPI
EXP_ICOMPO
EXP_RXN0 EXP_RXN1 EXP_RXN2 EXP_RXN3 EXP_RXN4 EXP_RXN5 EXP_RXN6 EXP_RXN7 EXP_RXN8
EXP_RXN9 EXP_RXN10 EXP_RXN11 EXP_RXN12 EXP_RXN13 EXP_RXN14 EXP_RXN15
EXP_RXP0
EXP_RXP1
EXP_RXP2
EXP_RXP3
EXP_RXP4
EXP_RXP5
EXP_RXP6
EXP_RXP7
EXP_RXP8
EXP_RXP9 EXP_RXP10 EXP_RXP11 EXP_RXP12 EXP_RXP13 EXP_RXP14 EXP_RXP15
EXP_TXN0
EXP_TXN1
EXP_TXN2
EXP_TXN3
EXP_TXN4
EXP_TXN5
EXP_TXN6
EXP_TXN7
PCI-EXPRESS GRAPHICS
EXP_TXN8
EXP_TXN9 EXP_TXN10 EXP_TXN11 EXP_TXN12 EXP_TXN13 EXP_TXN14 EXP_TXN15
EXP_TXP0 EXP_TXP1 EXP_TXP2 EXP_TXP3 EXP_TXP4 EXP_TXP5 EXP_TXP6 EXP_TXP7 EXP_TXP8
EXP_TXP9 EXP_TXP10 EXP_TXP11 EXP_TXP12 EXP_TXP13 EXP_TXP14 EXP_TXP15
VCC3G_PCIE_R
D36 D34
E30 F34 G30 H34 J30 K34 L30 M34 N30 P34 R30 T34 U30 V34 W30 Y34
D30 E34 F30 G34 H30 J34 K30 L34 M30 N34 P30 R34 T30 U34 V30 W34
E32 F36 G32 H36 J32 K36 L32 M36 N32 P36 R32 T36 U32 V36 W32 Y36
D32 E36 F32 G36 H32 J36 K32 L36 M32 N36 P32 R36 T32 U36 V32 W36
8
VCC3G_PCIE
R104
1 2
24.9/F
short as possible. close Alviso.
+2_5VSUS
12
R189
80.6/F
M_RCOMPN M_RCOMPP
12
D D
R183
80.6/F
1
SMDDR_VREF_R
SMDDR_VREF_R1
2
1 2
R181 10K/F
1 2
C222 .1U/16V_6
1 2
R335 10K/F
1 2
C434 .1U/16V_6
1 2
R176 10K/F
1 2
C212 .1U/16V_6
1 2
R331 10K/F
1 2
C432 .1U/16V_6
3
+2_5VSUS
+2_5VRUN+2_5VSUS
R83 10K-0402
1 2
R82 10K-0402
1 2
PM_EXTTS#0
PM_EXTTS#1
System memory throttling using
Size Document Number Rev
Alviso (VGA, DMI)
4
5
6
Date: Sheet
PROJECT : ED2
Quanta Computer Inc.
7
C2A
of
838Friday, October 22, 2004
8
1
2
3
4
5
6
7
8
MD[0..63] SM_DQS[0..7] SDM[0..7]
RN73
A A
4P2R-S-10 RN89
4P2R-S-10
RN74 4P2R-S-10 RN90 4P2R-S-10
RN75 4P2R-S-10 RN91 4P2R-S-10
RN92 4P2R-S-10
RN76 4P2R-S-10
RN71 4P2R-S-10 RN87 4P2R-S-10
B B
RN88 4P2R-S-10
RN72 4P2R-S-10
RN65 4P2R-S-10
RN81 4P2R-S-10
RN66 4P2R-S-10
RN82 4P2R-S-10
RN67 4P2R-S-10 RN83 4P2R-S-10
RN68 4P2R-S-10
RN84 4P2R-S-10
C C
RN69 4P2R-S-10 RN85 4P2R-S-10
RN86 4P2R-S-10
RN70 4P2R-S-10
RN77 4P2R-S-10 RN93 4P2R-S-10
RN78 4P2R-S-10 RN94 4P2R-S-10
RN95 4P2R-S-10
RN79 4P2R-S-10
D D
RN80 4P2R-S-10 RN96 4P2R-S-10
MD31 R_MD31 MD26 R_MD26 MD30 MD27
MD25 R_MD25 MD24 R_MD24 MD28 R_MD28 MD29 R_MD29
MD18 R_MD18 MD22 R_MD22 MD23
MD21 MD20 MD16 MD17
MD35 R_MD35 MD34 R_MD34 MD39 R_MD39 MD38 R_MD38
MD36 MD37 MD33 MD32
MD59 MD58 MD62 MD63
MD56 MD60 MD61 MD57
MD51 R_MD51 MD50 R_MD50 MD55 R_MD55 MD54 R_MD54
MD48 MD49
MD52
MD47 R_MD47 MD46 R_MD46 MD42 R_MD42 MD43 R_MD43
MD44 MD45 MD40 MD41
MD14 R_MD14
MD13 MD9
MD12 R_MD12
MD6 MD3 MD2 MD7
MD5 R_MD5
1
2
1
4
3 3 1
1 3 1 3
1 3 1 3
3 1 3 1
1 3 1 3
3 1 1 3
3 1 3 1
3 1 1 3
1 3 1 3
3 1 3 1
1 3 1 3
3 1 3 1
1 3 1 3
1 3 1 3
3 1 1 3
1 3 1 3
R_MD30
4
R_MD27
2
2 4 2 4
R_MD19MD19
2 4 2
R_MD23
4
R_MD21
4
R_MD20
2
R_MD16
4
R_MD17
2
2 4 2 4
R_MD36
4
R_MD37
2
R_MD33
2
R_MD32
4
R_MD59
4
R_MD58
2
R_MD62
4
R_MD63
2
R_MD56
4
R_MD60
2
R_MD61
2
R_MD57
4
2 4 2 4
R_MD48
4
R_MD53MD53
2
R_MD49
4
R_MD52
2
2 4 2 4
R_MD44
4
R_MD45
2
R_MD40
4
R_MD41
2
R_MD10MD10
2
R_MD11MD11
4
R_MD15MD15
2 4
R_MD13
2
R_MD8MD8
4
R_MD9
2 4
R_MD6
4
R_MD3
2
R_MD2
2
R_MD7
4
R_MD1MD1
2
R_MD0MD0
4
R_MD4MD4
2 4
2
R_MD0 R_MD1 R_MD2 R_MD3 R_MD4 R_MD5 R_MD6 R_MD7 R_MD8 R_MD9 R_MD10 R_MD11 R_MD12 R_MD13 R_MD14 R_MD15 R_MD16 R_MD17 R_MD18 R_MD19 R_MD20 R_MD21 R_MD22 R_MD23 R_MD24 R_MD25 R_MD26 R_MD27 R_MD28 R_MD29 R_MD30 R_MD31 R_MD32 R_MD33 R_MD34 R_MD35 R_MD36 R_MD37 R_MD38 R_MD39 R_MD40 R_MD41 R_MD42 R_MD43 R_MD44 R_MD45 R_MD46 R_MD47 R_MD48 R_MD49 R_MD50 R_MD51 R_MD52 R_MD53 R_MD54 R_MD55 R_MD56 R_MD57 R_MD58 R_MD59 R_MD60 R_MD61 R_MD62 R_MD63
R_SDM0
1 2
R356 10_4
R_SDM1
1 2
R355 10_4
1 2
R354 10_4
1 2
R353 10_4
1 2
R352 10_4
1 2
R351 10_4
R_SDM6 R_SM_DQS6
1 2
R350 10_4
R_SDM7
1 2
R349 10_4
U33B
AG35
SADQ0
AH35
SADQ1
AL35
SADQ2
AL37
SADQ3
AH36
SADQ4
AJ35
SADQ5
AK37
SADQ6
AL34
SADQ7
AM36
SADQ8
AN35
SADQ9
AP32
SADQ10
AM31
SADQ11
AM34
SADQ12
AM35
SADQ13
AL32
SADQ14
AM32
SADQ15
AN31
SADQ16
AP31
SADQ17
AN28
SADQ18
AP28
SADQ19
AL30
SADQ20
AM30
SADQ21
AM28
SADQ22
AL28
SADQ23
AP27
SADQ24
AM27
SADQ25
AM23
SADQ26
AM22
SADQ27
AL23
SADQ28
AM24
SADQ29
AN22
SADQ30
AP22
SADQ31
AM9
SADQ32
AL9
SADQ33
AL6
SADQ34
AP7
SADQ35
AP11
SADQ36
AP10
SADQ37
AL7
SADQ38
AM7
SADQ39
AN5
SADQ40
AN6
SADQ41
AN3
SADQ42
AP3
SADQ43
AP6
SADQ44
AM6
SADQ45
AL4
SADQ46
AM3
SADQ47
AK2
SADQ48
AK3
SADQ49
AG2
SADQ50
AG1
SADQ51
AL3
SADQ52
AM2
SADQ53
AH3
SADQ54
AG3
SADQ55
AF3
SADQ56
AE3
SADQ57
AD6
SADQ58
AC4
SADQ59
AF2
SADQ60
AF1
SADQ61
AD4
SADQ62
AD5
SADQ63
ALVISO
SDM0 SM_DQS0 SDM1 SM_DQS1
SDM6 SM_DQS6 SDM7 R_SM_DQS7
3
MD[0..63] 15,16 SM_DQS[0..7] 15,16 SDM[0..7] 15,16
SA_BS0# SA_BS1# SA_BS2#
SA_DM0 SA_DM1 SA_DM2 SA_DM3 SA_DM4 SA_DM5 SA_DM6 SA_DM7
SA_DQS0 SA_DQS1 SA_DQS2 SA_DQS3 SA_DQS4 SA_DQS5 SA_DQS6 SA_DQS7
SA_DQS0# SA_DQS1# SA_DQS2# SA_DQS3# SA_DQS4# SA_DQS5# SA_DQS6# SA_DQS7#
SA_MA0 SA_MA1 SA_MA2 SA_MA3 SA_MA4 SA_MA5 SA_MA6 SA_MA7 SA_MA8
SA_MA9 SA_MA10 SA_MA11 SA_MA12 SA_MA13
DDR SYSTEM MEMORY A
SA_CAS# SA_RAS#
SA_RCVENIN#
SA_RCVENOUT#
SA_WE#
R_SM_DQS0 R_SM_DQS1 R_SM_DQS2R_SDM2
R_SM_DQS3R_SDM3 R_SM_DQS4R_SDM4 R_SM_DQS5R_SDM5 SDM5
M_A_BA0
AK15
M_A_BA1
AK16 AL21
R_SDM0
AJ37
R_SDM1
AP35
R_SDM2
AL29
R_SDM3
AP24
R_SDM4
AP9
R_SDM5
AP4
R_SDM6
AJ2
R_SDM7
AD3
R_SM_DQS0
AK36
R_SM_DQS1
AP33
R_SM_DQS2
AN29
R_SM_DQS3
AP23
R_SM_DQS4
AM8
R_SM_DQS5
AM4
R_SM_DQS6
AJ1
R_SM_DQS7
AE5 AK35
AP34 AN30 AN23 AN8 AM5 AH1 AE4
M_A_MA0
AL17
M_A_MA1
AP17
M_A_MA2
AP18
M_A_MA3
AM17
M_A_MA4
AN18
M_A_MA5
AM18
M_A_MA6
AL19
M_A_MA7
AP20
M_A_MA8
AM19
M_A_MA9
AL20
M_A_MA10
AM16
M_A_MA11
AN20
M_A_MA12
AM20
M_A_MA13
AM15
M_A_SCASA#
AN15
M_A_SRASA#
AP16
SA_RCVENIN#
AF29
SA_RCVENOUT#
AF28
M_A_BMWEA#
AP15
1 2
R347 10_4
1 2
R346 10_4
1 2
R345 10_4
1 2
R344 10_4
1 2
R343 10_4
1 2
R342 10_4
1 2
R341 10_4
1 2
R340 10_4
4
SM_DQS2SDM2 SM_DQS3SDM3 SM_DQS4SDM4 SM_DQS5
SM_DQS7
M_A_BA0 15,16 M_A_BA1 15,16
M_A_MA[0..13] 15,16
M_A_SCASA# 15,16 M_A_SRASA# 15,16
T41 T38
M_A_BMWEA# 15,16
U33G
AE31
SBDQ0
AE32
SBDQ1
AG32
SBDQ2
AG36
SBDQ3
AE34
SBDQ4
AE33
SBDQ5
AF31
SBDQ6
AF30
SBDQ7
AH33
SBDQ8
AH32
SBDQ9
AK31
SBDQ10
AG30
SBDQ11
AG34
SBDQ12
AG33
SBDQ13
AH31
SBDQ14
AJ31
SBDQ15
AK30
SBDQ16
AJ30
SBDQ17
AH29
SBDQ18
AH28
SBDQ19
AK29
SBDQ20
AH30
SBDQ21
AH27
SBDQ22
AG28
SBDQ23
AF24
SBDQ24
AG23
SBDQ25
AJ22
SBDQ26
AK22
SBDQ27
AH24
SBDQ28
AH23
SBDQ29
AG22
SBDQ30
AJ21
SBDQ31
AG10
SBDQ32
AG9
SBDQ33
AG8
SBDQ34
AH8
SBDQ35
AH11
SBDQ36
AH10
SBDQ37
AJ9
SBDQ38
AK9
SBDQ39
AJ7
SBDQ40
AK6
SBDQ41
AJ4
SBDQ42
AH5
SBDQ43
AK8
SBDQ44
AJ8
SBDQ45
AJ5
SBDQ46
AK4
SBDQ47
AG5
SBDQ48
AG4
SBDQ49
AD8
SBDQ50
AD9
SBDQ51
AH4
SBDQ52
AG6
SBDQ53
AE8
SBDQ54
AD7
SBDQ55
AC5
SBDQ56
AB8
SBDQ57
AB6
SBDQ58
AA8
SBDQ59
AC8
SBDQ60
AC7
SBDQ61
AA4
SBDQ62
AA5
SBDQ63
ALVISO
5
6
SB_BS0# SB_BS1# SB_BS2#
SB_DM0 SB_DM1 SB_DM2 SB_DM3 SB_DM4 SB_DM5 SB_DM6 SB_DM7
SB_DQS0 SB_DQS1 SB_DQS2 SB_DQS3 SB_DQS4 SB_DQS5 SB_DQS6 SB_DQS7
SB_DQS0# SB_DQS1# SB_DQS2# SB_DQS3# SB_DQS4# SB_DQS5# SB_DQS6# SB_DQS7#
SB_MA0 SB_MA1 SB_MA2 SB_MA3 SB_MA4 SB_MA5 SB_MA6 SB_MA7 SB_MA8
SB_MA9 SB_MA10 SB_MA11 SB_MA12 SB_MA13
DDR SYSTEM MEMORY B
SB_CAS# SB_RAS#
SB_RCVENIN#
SB_RCVENOUT#
SB_WE#
Size Document Number Rev
Alviso (DDR)
Date: Sheet of
7
M_B_BA0
AJ15 AG17 AG21
AF32 AK34 AK27 AK24 AJ10 AK5 AE7 AB7
AF34 AK32 AJ28 AK23 AM10 AH6 AF8 AB4
AF35 AK33 AK28 AJ23 AL10 AH7 AF7 AB5
AH17 AK17 AH18 AJ18 AK18 AJ19 AK19 AH19 AJ20 AH20 AJ16 AG18 AG20 AG15
AH14 AK14 AF15 AF14 AH16
M_B_BA1
M_B_MA0 M_B_MA1 M_B_MA2 M_B_MA3 M_B_MA4 M_B_MA5 M_B_MA6 M_B_MA7 M_B_MA8 M_B_MA9 M_B_MA10 M_B_MA11 M_B_MA12 M_B_MA13
M_B_SCASA# M_B_SRASA# SB_RCVENIN# SB_RCVENOUT# M_B_BMWEA#
M_B_BA0 15,16 M_B_BA1 15,16
M_B_MA[0..13] 15,16
M_B_SCASA# 15,16 M_B_SRASA# 15,16
T39 T37
M_B_BMWEA# 15,16
PROJECT : ED2
Quanta Computer Inc.
938Friday, October 22, 2004
8
C2A
5
+VCCP
12
12
C162
C185
.1U/10V_4
.1U/10V_4
D D
+1_5VRUN
L23
12
BLM11A121S
C C
B B
L22 BLM11A121S
L44 BLM11A121S
L45 BLM11A121S
12
C125 .1U/10V_4
12
12
C123 .1U/10V_4
12
12
C195 .1U/10V_4
12
12
C196 .1U/10V_4
12
C189 .1U/10V_4
12
+
12
+
12
+
12
+
12
VCCA_DPLLA
C110 470U_2.5V
VCCA_DPLLB
C101 470U_2.5V
VCCA_HPLL
C204 470U_2.5V
VCCA_MPLL
C190 470U_2.5V
C186 10U_6.3V_8
12
C169 10U_6.3V_8
12
1.5A
R84
1 2
12
C91
3
.022U/16V_4
C114 .47U/10V_6
1 2
C120 .47U/10V_6
1 2
C431 .22U/6.3V_6
1 2
C153 .22U/6.3V_6
1 2
+2_5VRUN
+VCCP
+2_5VRUN
A A
D15
2 1
RB751V
+VCCP
12
C163
2.2U/6.3V
R77
10_4
5
L17
12
12
C182
4.7U/10V_8
BLM18PG181SN1
12
12
C126 .1U/10V_4
VCCA_CRTDAC
12
C90 .1U/10V_4
4
C164 10U_6.3V_8
VCCA_CRTDAC_R
0_4
1
C102
2
*22nF_3P_NC
+VCCP
VCCP_GMCH_CAP1
VCCP_GMCH_CAP2 VCCP_GMCH_CAP3
VCCP_GMCH_CAP4
4
T29 R29 N29
M29
K29 J29 V28
U28
T28
R28
P28 N28 M28
L28
K28
J28 H28 G28
V27 U27
T27 R27
P27 N27 M27
L27
K27
J27 H27
K26 H26
K25
J25
K24
K23
K22
K21 W20 U20
T20
K20
V19 U19
K19 W18
V18
T18
K18
K17 AC2
AC1
B23 C35 AA1 AA2
F19
E19 G19
H20
K13
J13
K12 W11
V11 U11
T11 R11
P11 N11 M11
L11
K11 W10
V10 U10
T10 R10
P10 N10 M10
K10
J10
Y9 W9 U9 R9
P9 N9 M9
L9
J9 N8 M8 N7 M7 N6 M6
A6 N5 M5 N4 M4 N3 M3 N2 M2
B2
V1 N1 M1 G1
VCC0 VCC1 VCC2 VCC3 VCC4 VCC5 VCC6 VCC7 VCC8 VCC9 VCC10 VCC11 VCC12 VCC13 VCC14 VCC15 VCC16 VCC17 VCC18 VCC19 VCC20 VCC21 VCC22 VCC23 VCC24 VCC25 VCC26 VCC27 VCC28 VCC29 VCC30 VCC31 VCC32 VCC33 VCC34 VCC35 VCC36 VCC37 VCC38 VCC39 VCC40 VCC41 VCC42 VCC43 VCC44 VCC45 VCC46 VCC47 VCC48
VCCH_MPLL1 VCCH_MPLL0 VCCA_DPLLA VCCA_DPLLB VCCA_HPLL VCCA_MPLL
VCCA_CRTDAC0 VCCA_CRTDAC1 VSSA_CRTDAC
VCC_SYNC VTT0
VTT1 VTT2 VTT3 VTT4 VTT5 VTT6 VTT7 VTT8 VTT9 VTT10 VTT11 VTT12 VTT13 VTT14 VTT15 VTT16 VTT17 VTT18 VTT19 VTT20 VTT21 VTT22 VTT23 VTT24 VTT25 VTT26 VTT27 VTT28 VTT29 VTT30 VTT31 VTT32 VTT33 VTT34 VTT35 VTT36 VTT37 VTT38 VTT39 VTT40 VTT41 VTT42 VTT43 VTT44 VTT45 VTT46 VTT47 VTT48 VTT49 VTT50 VTT51
U33H ALVISO
VCCA_TVDACA0 VCCA_TVDACA1 VCCA_TVDACB0 VCCA_TVDACB1 VCCA_TVDACC0 VCCA_TVDACC1
VCCD_TVDAC
VCCDQ_TVDAC
VCCD_LVDS0 VCCD_LVDS1 VCCD_LVDS2
POWER
VCCTX_LVDS0 VCCTX_LVDS1 VCCTX_LVDS2
VCCA_3GPLL0 VCCA_3GPLL1 VCCA_3GPLL2
VCCA_TVBG VSSA_TVBG
VCCA_LVDS
VCCHV0 VCCHV1 VCCHV2
VCCSM0 VCCSM1 VCCSM2 VCCSM3 VCCSM4 VCCSM5 VCCSM6 VCCSM7 VCCSM8
VCCSM9 VCCSM10 VCCSM11 VCCSM12 VCCSM13 VCCSM14 VCCSM15 VCCSM16 VCCSM17 VCCSM18 VCCSM19 VCCSM20 VCCSM21 VCCSM22 VCCSM23 VCCSM24 VCCSM25 VCCSM26 VCCSM27 VCCSM28 VCCSM29 VCCSM30 VCCSM31 VCCSM32 VCCSM33 VCCSM34 VCCSM35 VCCSM36 VCCSM37 VCCSM38 VCCSM39 VCCSM40 VCCSM41 VCCSM42 VCCSM43 VCCSM44 VCCSM45 VCCSM46 VCCSM47 VCCSM48 VCCSM49 VCCSM50 VCCSM51 VCCSM52 VCCSM53 VCCSM54 VCCSM55 VCCSM56 VCCSM57 VCCSM58 VCCSM59 VCCSM60 VCCSM61 VCCSM62 VCCSM63 VCCSM64
VCCA_SM0 VCCA_SM1 VCCA_SM2 VCCA_SM3
VCC3G0
VCC3G1
VCC3G2
VCC3G3
VCC3G4
VCC3G5
VCC3G6
VCCA_3GBG VSSA_3GBG
3
3
F17 E17 D18 C18 F18 E18
H18 G18
D19 H17
B26 B25 A25
A35 B22
B21 A21
AM37 AH37 AP29 AD28 AD27 AC27 AP26 AN26 AM26 AL26 AK26 AJ26 AH26 AG26 AF26 AE26 AP25 AN25 AM25 AL25 AK25 AJ25 AH25 AG25 AF25 AE25 AE24 AE23 AE22 AE21 AE20 AE19 AE18 AE17 AE16 AE15 AE14 AP13 AN13 AM13 AL13 AK13 AJ13 AH13 AG13 AF13 AE13 AP12 AN12 AM12 AL12 AK12 AJ12 AH12 AG12 AF12 AE12 AD11 AC11 AB11 AB10 AB9 AP8 AM1 AE1
B28 A28 A27
AF20 AP19 AF19 AF18
AE37 W37 U37 R37 N37 L37 J37
Y29 Y28 Y27
F37 G37
VCC_TVDACA_R VCC_TVDACB_R VCC_TVDACC_R
VCC_TVBG_R VSS_TVBG
VCCQ_TVDAC_R
V1.8_DDR_CAP6 V1.8_DDR_CAP3 V1.8_DDR_CAP4
VCC_DDRDLL
VCC3G_PCIE
VCCA_3GPLL
VCCA_3GBG VSSA_3GBG
12
C202 .1U/10V_4
12
C154
.01U/16V_4
12
C121 .1U/10V_4
V1.8_DDR_CAP1
V1.8_DDR_CAP2
V1.8_DDR_CAP5
Note: All VCCSM pins shorted internally.
Note: All VCCSM pins shorted internally.
C228 .1U/10V_4
1 2
C226 .1U/10V_4
1 2
C208 .1U/10V_4
1 2
12
C203 10U_6.3V_8
12
C122 .1U/10V_4
12
C112 10U_6.3V_8
C227 .1U/10V_4
1 2
C223 .1U/10V_4
1 2
C229 .1U/10V_4
1 2
+2_5VSUS
12
C201 10U_6.3V_8
12
C146 .1U/10V_4
+1_5VRUN
+2_5VRUN
+2_5VRUN
12
C230 10U_6.3V_8
12
C117
4.7U/10V_8
+2_5VRUN
2
VCC_TVDACB_RVCCD_TVDAC_R
VCC_TVDACC_R
VCC_TVBG_R
VSS_TVBG
VCCD_TVDAC_R
*22nF_3P_NC
VCCQ_TVDAC_R
*22nF_3P_NC
2
1
12
C106 .1U/10V_4
12
C118 .1U/10V_4
12
C109 .1U/10V_4
12
C96 .1U/10V_4
12
12
+
C165 220U_4V_L
L20 BLM18PG181SN1
L16 BLM18PG181SN1
L15 BLM18PG181SN1
L19 BLM18PG181SN1
L32 BLM18PG181SN1
L25 BLM18PG181SN1
+2_5VRUN
1
R90 0_4
1 2
1
3
C115
2
*22nF_3P_NC
R92 0_4
1 2
1
3
C116
2
*22nF_3P_NC
R91 0_4
1 2
1
3
C113
2
*22nF_3P_NC
R86 0_4
1 2
1
3
C105
2
*22nF_3P_NC
R79 0_4
1 2
3
C103
R85 0_4
1 2
3
C104
VCCA_3GPLL
12
1
.022U/16V_4
2
12
1
.022U/16V_4
2
VCC_DDRDLL
VCC3G_PCIE
12
C191 .1U/10V_4
VCCA_3GBG
VSSA_3GBG
Size Document Number Rev
Alviso (Power)
Date: Sheet
VCC_TVDACAVCC_TVDACA_R
12
C107
.022U/16V_4
VCC_TVDACB
12
C119
.022U/16V_4
VCC_TVDACC
12
C108
.022U/16V_4
VCC_TVBG
12
C97
.022U/16V_4
VCCD_TVDAC
12
C95
C94 .1U/10V_4
12
C93 .1U/10V_4
C231 100U/10V
C187 10U_6.3V_8
R165
0.5/F C205 10U_6.3V_8
C124 .1U/10V_4
L18 BLM18PG181SN1
12
C209 .1U/10V_4
VCC3G_PCIE
12
C148 10U_6.3V_8
VCCA_3GPLL_R
VCCQ_TVDAC
C92
12
+
12
1 2
12
12
PROJECT : ED2
Quanta Computer Inc.
12
12
12
12
R76 10_4
12
D14 RB751V
2 1
12
12
L28
12
BLM18PG181SN1
10 38Friday, October 22, 2004
+3VRUN
+3VRUN
+3VRUN
+3VRUN
+3VRUN
+1_5VRUN
+1_5VRUN
+1_5VRUN
+1_5VRUN
C2A
of
5
4
3
2
1
B36
D D
VSSALVDS
C C
D2
Y1
VSS271
VSS135
B24
D24
J2
G2
VSS269
VSS270
VSS133
VSS134
J24
F24
AN24
AL24
VSS267
VSS268
VSS131
VSS132
AJ24
AG24
VSS266
VSS130
E26
A26
VSS265
VSS129
E27
G27
J26
G26
VSS262
VSS263
VSS264
VSS126
VSS127
VSS128
W27
AA27
Y12
VSS_NCTF68
P2
L2
B27
VSS259
VSS260
VSS261
VSS123
VSS124
VSS125
AF27
AB27
AG27
AA13
Y13
AA12
VSS_NCTF65
VSS_NCTF66
VSS_NCTF67
AE2
AD2
V2
T2
VSS255
VSS256
VSS257
VSS258
VSS119
VSS120
VSS121
VSS122
E28
AJ27
AL27
AN27
P14
N14
M14
L14
VSS_NCTF61
VSS_NCTF62
VSS_NCTF63
VSS_NCTF64
AN2
AL2
AH2
VSS253
VSS254
VSS117
VSS118
W28
AB28
AA28
U14
T14
R14
VSS_NCTF59
VSS_NCTF60
AB3
AA3
C3
A3
VSS248
VSS249
VSS250
VSS251
VSS252
VSS112
VSS113
VSS114
VSS115
VSS116
E29
A29
D29
AC28
AA14
Y14
W14
V14
VSS_NCTF54
VSS_NCTF55
VSS_NCTF56
VSS_NCTF57
VSS_NCTF58
AJ3
AC3
VSS246
VSS247
VSS110
VSS111
F29
G29
L15
AB14
VSS_NCTF52
VSS_NCTF53
P4
L4
H4
C4
VSS242
VSS243
VSS244
VSS245
VSS106
VSS107
VSS108
VSS109
L29
P29
U29
H29
R15
P15
N15
M15
VSS_NCTF48
VSS_NCTF49
VSS_NCTF50
VSS_NCTF51
AF4
Y4
U4
VSS239
VSS240
VSS241
VSS103
VSS104
VSS105
V29
W29
AA29
V15
U15
T15
VSS_NCTF45
VSS_NCTF46
VSS_NCTF47
AL5
W5
E5
AN4
VSS235
VSS236
VSS237
VSS238
VSS99
VSS100
VSS101
VSS102
AJ29
AD29
AG29
AM29
AB15
AA15
Y15
W15
VSS_NCTF41
VSS_NCTF42
VSS_NCTF43
VSS_NCTF44
J6
B6
AP5
VSS232
VSS233
VSS234
VSS96
VSS97
VSS98
Y30
C30
AA30
N16
M16
L16
VSS_NCTF38
VSS_NCTF39
VSS_NCTF40
AA6
T6
L6
VSS228
VSS229
VSS230P6VSS231
VSS92
VSS93
VSS94
VSS95
AP30
AE30
AB30
AC30
U16
T16
R16
P16
VSS_NCTF34
VSS_NCTF35
VSS_NCTF36
VSS_NCTF37
AJ6
AE6
AC6
VSS225
VSS226
VSS227
VSS89
VSS90
VSS91
F31
E31
D31
Y16
W16
V16
VSS_NCTF31
VSS_NCTF32
VSS_NCTF33
AG7
AA7
V7
G7
VSS221
VSS222
VSS223
VSS224
VSS85
VSS86
VSS87
VSS88
J31
K31
H31
G31
Y17
R17
AB16
AA16
VSS_NCTF27
VSS_NCTF28
VSS_NCTF29
VSS_NCTF30
C8
AN7
AK7
VSS218
VSS219
VSS220
VSS82
VSS83
VSS84
L31
N31
M31
AA18
AB17
AA17
VSS_NCTF24
VSS_NCTF25
VSS_NCTF26
Y8
P8
L8
E8
VSS214
VSS215
VSS216
VSS217
U33E ALVISO
VSS78
VSS79
VSS80
VSS81
T31
P31
U31
R31
AA20
AB19
AA19
AB18
VSS_NCTF20
VSS_NCTF21
VSS_NCTF22
VSS_NCTF23
H9
A9
AL8
VSS211
VSS212
VSS213
VSS75
VSS76
VSS77
V31
W31
AD31
Y21
R21
AB20
VSS_NCTF17
VSS_NCTF18
VSS_NCTF19
AA9
V9
T9
K9
VSS207
VSS208
VSS209
VSS210
VSS
VSS71
VSS72
VSS73
VSS74
A32
C32
AL31
AG31
AA22
Y22
AB21
AA21
VSS_NCTF13
VSS_NCTF14
VSS_NCTF15
VSS_NCTF16
AH9
AE9
AC9
VSS205
VSS206
VSS69
VSS70
Y32
AB32
AA32
AA23
Y23
AB22
VSS_NCTF11
VSS_NCTF12
Y10
L10
D10
AN9
VSS200
VSS201
VSS202
VSS203
VSS204
VSS64
VSS65
VSS66
VSS67
VSS68
AJ32
AN32
AD32
AC32
AB24
AA24
Y24
AB23
VSS_NCTF6
VSS_NCTF7
VSS_NCTF8
VSS_NCTF9
VSS_NCTF10
F11
AA10
VSS198
VSS199
VSS62
VSS63
E33
D33
AA25
Y25
VSS_NCTF4
VSS_NCTF5
AF11
AA11
Y11
H11
VSS195
VSS196
VSS197
VSS59
VSS60
VSS61
J33
F33
H33
G33
AB26
AA26
Y26
AB25
VSS_NCTF1
VSS_NCTF2
VSS_NCTF3
AL11
AJ11
AG11
VSS191
VSS192
VSS193
VSS194
VSS55
VSS56
VSS57
VSS58
L33
K33
M33
VSS_NCTF0
B12
AN11
VSS190
VSS54
P33
N33
VSS189
VSS53
B14
A14
J12
D12
VSS185
VSS186
VSS187
VSS188
VSS49
VSS50
VSS51
VSS52
T33
V33
U33
R33
P12
N12
M12
L12
VTT_NCTF14
VTT_NCTF15
VTT_NCTF16
VTT_NCTF17
F14
W33
R12
AJ14
AG14
K14
J14
VSS181
VSS182
VSS183
VSS184
VSS45
VSS46
VSS47
VSS48
C34
AL33
AF33
AD33
W12
V12
U12
T12
VTT_NCTF10
VTT_NCTF11
VTT_NCTF12
VTT_NCTF13
AN14
AL14
VSS178
VSS179
VSS180
VSS42
VSS43
VSS44
AB34
AA34
M13
L13
VTT_NCTF7
VTT_NCTF8
VTT_NCTF9
D16
A16
K15
C15
VSS175
VSS176
VSS177
VSS39
VSS40
VSS41
AN34
AH34
AD34
AC34
T13
R13
P13
N13
VTT_NCTF4
VTT_NCTF5
VTT_NCTF6
AL16
K16
H16
VSS171
VSS172
VSS173
VSS174
VSS35
VSS36
VSS37
VSS38
E35
B35
D35
+VCCP
W13
V13
U13
VTT_NCTF0
VTT_NCTF1
VTT_NCTF2
VTT_NCTF3
G17
C17
VSS170
VSS34
F35
G35
AJ17
AF17
VSS168
VSS169
VSS32
VSS33
J35
H35
A18
AN17
VSS166
VSS167
VSS30
VSS31
L35
K35
B18
VSS164
VSS165
VSS28
VSS29
M35
AL18
U18
VSS163
VSS27
P35
N35
H19
C19
VSS161
VSS162
VSS25
VSS26
T35
R35
T19
J19
VSS159
VSS160
VSS23
VSS24
V35
U35
W19
VSS157
VSS158
VSS21
VSS22
W35
AN19
AG19
VSS156
VSS20
Y35
AE35
D20
A20
VSS154
VSS155
VSS18
VSS19
C36
AA36
E20
VSS152
VSS153
VSS16
VSS17
AB36
G20
F20
VSS151
VSS15
AD36
AC36
VSS150
VSS14
AK20
V20
VSS149
VSS13
AF36
AE36
C21
VSS147
VSS148
VSS11
VSS12
AJ36
AF21
F21
VSS145
VSS146
VSS9
VSS10
AL36
AN36
A22
AN21
VSS144
VSS8
E37
H37
VSS143
VSS7
E22
D22
VSS142
VSS6
K37
M37
J22
VSS140
VSS141
VSS4
VSS5
P37
AL22
AH22
VSS138
VSS139
VSS2
VSS3
T37
V37
AF23
H23
VSS137
VSS1
Y37
AG37
VSS136
VSS0
U33D
NCTF
W21
ALVISO
VCCSM_NCTF0
VCCSM_NCTF1
VCCSM_NCTF2
VCCSM_NCTF3
VCCSM_NCTF4
VCCSM_NCTF5
VCCSM_NCTF6
VCCSM_NCTF7
VCCSM_NCTF8
VCCSM_NCTF9
VCCSM_NCTF10
VCCSM_NCTF11
VCCSM_NCTF12
VCCSM_NCTF13
VCCSM_NCTF14
VCCSM_NCTF15
VCCSM_NCTF16
VCCSM_NCTF17
VCCSM_NCTF18
VCCSM_NCTF19
VCCSM_NCTF20
VCCSM_NCTF21
VCCSM_NCTF22
VCCSM_NCTF23
VCCSM_NCTF24
VCCSM_NCTF25
VCCSM_NCTF26
VCCSM_NCTF27
VCCSM_NCTF28
VCCSM_NCTF29
VCCSM_NCTF30
VCCSM_NCTF31
VCC_NCTF0
VCC_NCTF1
VCC_NCTF2
VCC_NCTF3
VCC_NCTF4
VCC_NCTF5
VCC_NCTF6
VCC_NCTF7
VCC_NCTF8
VCC_NCTF9
VCC_NCTF10
VCC_NCTF11
VCC_NCTF12
VCC_NCTF13
VCC_NCTF14
VCC_NCTF15
VCC_NCTF16
VCC_NCTF17
VCC_NCTF18
VCC_NCTF19
VCC_NCTF20
VCC_NCTF21
VCC_NCTF22
VCC_NCTF23
VCC_NCTF24
VCC_NCTF25
VCC_NCTF26
VCC_NCTF27
VCC_NCTF28
VCC_NCTF29
VCC_NCTF30
VCC_NCTF31
VCC_NCTF32
VCC_NCTF33
VCC_NCTF34
VCC_NCTF35
VCC_NCTF36
VCC_NCTF37
VCC_NCTF38
VCC_NCTF39
VCC_NCTF40
VCC_NCTF41
VCC_NCTF42
VCC_NCTF43
VCC_NCTF44
VCC_NCTF45
L22
N22
M22
L23
T22
V22
P22
R22
N23
U22
M23
W22
L24
T23
V23
P23
R23
N24
U23
M24
W23
L25
T24
V24
P24
R24
N25
U24
M25
W24
L26
W25
T26
V26
P26
U26
R26
N26
M26
W26
+VCCP
AB12
AC12
AD12
AB13
AC13
AD13
AC14
AD14
AC15
AD15
AC16
AD16
AC17
AD17
AC18
AD18
AC19
AD19
AC20
AD20
AC21
AD21
AC22
AD22
AC23
AD23
AC24
AD24
AD25
AC25
+2_5VSUS
AC26
AD26
T25
V25
P25
U25
R25
B B
VCC_NCTF46
VCC_NCTF47
VCC_NCTF48
VCC_NCTF49
VCC_NCTF50
VCC_NCTF51
VCC_NCTF52
VCC_NCTF53
VCC_NCTF54
VCC_NCTF55
VCC_NCTF56
VCC_NCTF57
VCC_NCTF58
VCC_NCTF59
VCC_NCTF60
VCC_NCTF61
VCC_NCTF62
VCC_NCTF63
VCC_NCTF64
VCC_NCTF65
VCC_NCTF66
VCC_NCTF67
VCC_NCTF68
VCC_NCTF69
VCC_NCTF70
VCC_NCTF71
VCC_NCTF72
VCC_NCTF73
VCC_NCTF74
VCC_NCTF75
VCC_NCTF76
VCC_NCTF77
VCC_NCTF78
L21
L20
L19
L17
M17
L18
T17
V17
P17
U17
N17
W17
Y18
P18
N19
R18
N18
M19
M18
P20
Y19
P19
N20
R19
M20
T21
V21
P21
Y20
U21
N21
R20
M21
DDRI is 2.5V, DDRII is 1.8V.
A A
Size Document Number Rev
Alviso (VSS, NCTF0
5
4
3
2
Date: Sheet
PROJECT : ED2
Quanta Computer Inc.
11 38Friday, October 22, 2004
1
C2A
of
1
VCCRTC
R221
1 2
182K/F
R211
1M
A A
12
C253 .1U/10V_4
12
Item2
RTC
D20
R_3VRTC
1 3
+3VSUS
2 1
2 1
Q34 PMBS3904
2
12
BT1 BATCON
*RB500V_NC
D21
RB500V
R240 33_4
1 2
C282 18P
1 2
RTC_N01
+3VALW
Item3 Item4
R298
1K-0603
B B
RTC_N02
3.1V
C398 .1U/10V_4
AD[0..31]21,24,25
PME#21,24,25,31 PCLK_ICH17
C C
PLTRST#8,13,20,31,32
Try to remove 7SH32, if possible.
D D
1
RTC_RST#
JP5 *SHORT PAD
3.8V
+3VRUN
4
2
NMI5 A20M#5
FERR#5
IGNNE#5 INTR5
CPUINIT#5
RCIN#32
GATEA2032
C397
.1U/10V_4
R296
3K_6
R228 10K-0402
U34
7SH32
2
C396 1U/10V_6
R297
4.7K_6
R295 15K/F
1 2
PCIRST#2 1,24,25
CLKRUN#24,25,31,32
R204 10K-0402
+3VSUS
C439
5
2 1
PDD[0..15]20
PDCS1#20 PDCS3#20 PDA020 PDA120 PDA220 PDIOR#20 PDIOW#20 PIORDY20 IRQ1420 PDDREQ20 PDDACK#20
C233
12
15P
23
C232
12
15P
SM_INTRUDER#
FERR#
R199 56_4
1 2
RCIN# GATEA20
Item24 Delet R196
VCCRTC
+5VALW
12
12
.047U/10V_4
PLTRST#_1
3
CLK_32KX1
14
32.768KHZ W1
CLK_32KX2
PDD[0..15]
3
R205 10M_4
1 2
R_FERR#
AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 AD8 AD9 AD10 AD11 AD12 AD13 AD14 AD15 AD16 AD17 AD18 AD19 AD20 AD21 AD22 AD23 AD24 AD25 AD26 AD27 AD28 AD29 AD30 AD31
PCIRST# PLTRST#_1
PDD0 PDD1 PDD2 PDD3 PDD4 PDD5 PDD6 PDD7 PDD8 PDD9 PDD10 PDD11 PDD12 PDD13 PDD14 PDD15
PDCS1# PDCS3# PDA0 PDA1 PDA2 PDIOR# PDIOW# PIORDY IRQ14 PDDREQ PDDACK#
AA2 AA3
AA5
AF25 AF23 AF24 AG26 AG24 AF27 AD23 AF22
AF19
AD14 AF15 AF14 AD12 AE14 AC11 AD11 AB11 AE13 AF13 AB12 AB13 AC13 AE15 AG15 AD13
AD16 AE17 AC16 AB17 AC17 AE16 AC14 AF16 AB16 AB14 AB15
Y1 Y2
E2 E5
C2
F5 F3 E9 F2
D6
E6
D3
A2 D2 D5 H3
B4
J5
K2
K5 D4
L6 G3 H4 H2 H5
B3 M6
B2
K6
K3
A5
L1
K4
P6 G6 R2 R5
4
U35A
RTCX1 RTCX2
RTCRST# INTRUDER#
INTVRMEN
NMI A20M# FERR# IGNNE# INTR INIT# RCIN# A20GATE
AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 AD8 AD9 AD10 AD11 AD12 AD13 AD14 AD15 AD16 AD17 AD18 AD19 AD20 AD21 AD22 AD23 AD24 AD25 AD26 AD27 AD28 AD29 AD30 AD31
PME# PCICLK PCIRST# PLTRST# CLKRUN#/GPIO32
DD0 DD1 DD2 DD3 DD4 DD5 DD6 DD7 DD8 DD9 DD10 DD11 DD12 DD13 DD14 DD15
DCS1# DCS3# DA0 DA1 DA2 DIOR# DIOW# IORDY IDEIRQ DDREQ DDACK#
ICH6-M
4
RTC
CPU
PCI
IDE
LAD0 LAD1/FB1 LAD2/FB2 LAD3/FB3
LDRQ0#
LDRQ1#/GPI41
LPC
LFRAME#
CPUPWRGD/GPO49
INIT3_3V#
THRMTRIP#
SMI#
STPCLK#
CPUSLP#
DPSLP#/TP[2]
DPRSLP#/TP[4]
C/BE0# C/BE1# C/BE2# C/BE3#
FRAME#
IRDY#
TRDY#
DEVSEL#
STOP# SERR#
PERR#
PLOCK#
REQ0# REQ1# REQ2# REQ3#
REQ4#/GPI40
REQ5#/GPI1 REQ6#/GPI0
GNT0# GNT1# GNT2#
GNT3# GNT4#/GPO48 GNT5#/GPO17 GNT6#/GPO16
PIRQA# PIRQB# PIRQC# PIRQD#
PIRQE#/GPI2
PIRQF#/GPI3 PIRQG#/GPI4 PIRQH#/GPI5
SATALED#
SATA0_RXN
SATA0_RXP SATA0_TXN SATA0_TXP
SATA2_RXN
SATA2_RXP SATA2_TXN
SATA
SATA2_TXP
SATA_CLKN
SATA_CLKP
SATARBIAS#
SATARBIAS
ACZ_BIT_CLK
ACZ_SYNC
ACZ_RST#
ACZ_SDIN0 ACZ_SDIN1 ACZ_SDIN2
ACZ_SDO
AC-97/
AZALIA
PAR
P2 N3 N5 N4 N6 P4 P3
AG25 AE22 AE23 AG27 AE26 AE27 AD27 AE24
J6 H6 G4 G2
J3 A3 J2 C3 J1 E1 G5 E3 C5
L5 B5 M5 B8 F7 E8 B7
C1 B6 F1 C8 E7 F6 D8
N2 L2 M1 L3 D9 C7 C6 M3
AC19 AE3
AD3 AG2 AF2
AD7 AC7 AF6 AG6
AC2 AC1
AG11 AF11
C10 B9 A10
F11 F10 B10 C9
5
5
LAD0/FWH0 LAD1/FWH1 LAD2/FWH2 LAD3/FWH3 LPC_DRQ0# LPC_DRQ1#
LFRAME#/FWH4
CPUPWRGD
THERMTRIP#_ICH
R_CPUSLP#
R208 *0_NC R200 0_4
C/BE0# C/BE1# C/BE2# C/BE3#
FRAME# IRDY# TRDY# DEVSEL# STOP# PAR SERR# PERR# PLOCK#
REQ0# REQ1# REQ2# REQ3# REQ4# REQ5# REQ6#
GNT0# GNT1# GNT2#
T70 T76 T61 T65
PIRQA# PIRQB# PIRQC# PIRQD# ICH_GPIO2
2 1
D18 BAS316
SATA_LED# SATA_RXN0_C
SATA_RXP0_C SATA_TXN0_C SATA_TXP0_C
CLK_PCIE_SATA# 17 CLK_PCIE_SATA 17
R207 24.9 /F
SATABIAS
1 2
Place within 500mils of ICH6 ball
R276 39_4 R275 39_4 R277 39_4
T60 T135
R274 39_4
*10P_4_NC
LAD0/FWH 0 31,32 LAD1/FWH 1 31,32 LAD2/FWH 2 31,32 LAD3/FWH 3 31,32 LPC_DRQ0# 31
LFRAME#/FWH4 31,32
CPUPWRGD 5
R201 56_4
1 2 1 2
Item1
12
C383
6
DPRSTP#
R197 56_4
C/BE0# 2 1,24,25 C/BE1# 2 1,24,25 C/BE2# 2 1,24,25 C/BE3# 2 1,24,25
FRAME# 21,24,25 IRDY# 21,24,25 TRDY# 21,24,25 DEVSEL# 21,24,25 STOP# 21,24,25 PAR 21,24,25 SERR# 21,24,25 PERR# 21,24,25 PLOCK# 21
REQ0# 25 REQ1# 21 REQ2# 24
GNT0# 25 GNT1# 21 GNT2# 24
PIRQA# 21,25 PIRQB# 24 PIRQC# 21 PIRQD# 21,24
M_SEN# 19,31
SATA_RXN0_C 20 SATA_RXP0_C 20
C380 *10P_4_NC
1 2
6
+VCCP
< 2"
1 2
AC_BITCLK 28 AC_SYNC 28 AC_RESET# 28
AC_SDOUT 28
R198 75/F_4
SERIRQ13,21,24,31,32
Item1
7
RCIN# SERIRQ IRDY# GATEA20
+3VRUN
+3VRUN
REQ0 : LAN REQ1 : 1394/CARDBUS
REQ2 : MINI PCI
GNT0 : LAN GNT1 : 1394/CARDBUS
GNT2 : MINI PCI
IRQ14
PIRQD# STOP# PIRQA# PIRQC#
THERMTRIP# 5,8 SMI# 5 STPCLK# 5 CPUSLP# 5,7 DPSLP# 5 DPRSTP# 5
+VCCP
+3VRUN
MB_ID0 MB_ID1 MB_ID2
2
REQ5# SERR# REQ4# REQ0#
PCI Pullups
RP13
6 7 8 9
10
8.2KX8
RP11
6 7 8 9
10
8.2KX8
Dothan A
Dothan B
Yonah Installed NC
RP12
6 7 8 9
10
8.2KX8
R273
*100K_4_NC
Board ID
+3VRUN
13
47K
Q30
10K
*DTA114YUA
5 4 3 2 1
5 4 3 2 1
R309 R308
Installed Installed
NC NC
R280
*100K_4_NC
R272 1K-0402
HDD LED
HDDLED# 20,24
Item58
C437 *3900P
SATA_TXN0_C
SATA_TXP0_C
AC_SDIN0 28
Size Document Number Rev
ICH6-M (CPU, PCI, IDE, SATA, AC97)
Date: Sheet
7
1 2
C438 *3900P
1 2
Distance between the ICH-6 M and cap on the "P" signal should be identical distance between the ICH-6 M and cap on the "N" signal for same pair.
SATA_RXN0 20
SATA_RXP0 20
PROJECT : ED2
Quanta Computer Inc.
12 38Friday, October 22, 2004
8
+3VRUN
+3VRUN
5 4 3 2 1
R279 1K-0402
8
REQ3# DEVSEL# PERR#
PIRQB# REQ2# TRDY# FRAME#
+3VRUN
+3VRUN
of
PLOCK# REQ6# REQ1# ICH_GPIO2
R237
*100K_4_NC
R236 1K-0402
C2A
1
2
3
4
5
6
7
8
Item5 Item5
A A
CLK48_USB
R269 *68_4
Item100
C362 *2.2P_4
CLK_PCIE_ICH#17 CLK_PCIE_ICH17
B B
PCLK_SMB17 PDAT_SMB17
LIDICH#18
THRM#5
ICH_PWROK32
DPRSLPVR33
DNBSWON#32 RSMRST#32
1 2
1 2
ICH_PWROK RSMRST#
IMVP_PWRGD8,33
PM_BMBUSY#8
Item22
PR_INSERT#31,32
ICH_GPO1920
LPCPD#21,31
PCSPK28
KBSMI#31,32 SWI#32
RST_HDD#20
SCI#32
SWI#
PR_DOCK#
KBSMI# THRM#
Item88
+3VSUS
14M_ICH17
C C
+3VSUS
+3VRUN
+3VSUS
D D
+3VRUN
R257
33_4
C336 10P_4
R299 10K-0402
R209 8.2K
1 2
R225 10K-0402
R203 8.2K
1 2
R210 10K-0402
1 2 1 2
R219 10K-0402
1
2
LIDICH#
ICH_RI# THRM# ICH_PWROK DPRSLPVR BATLOW# DNBSWON# RSMRST# IMVP_PWRGD PM_BMBUSY# LPCPD#
PCSPK PR_INSERT# KBSMI# SWI# SCI#
CLK48_USB17
DMI_RXN08 DMI_RXP08
DMI_TXN08 DMI_TXP08
DMI_RXN18 DMI_RXP18
DMI_TXN18 DMI_TXP18
USBP0+24
USBP0-24
USBP2+31
USBP2-31
USBOC2#31
USBP4+24
USBP4-24
USBOC4#24
R21810K-0402
T71 *PAD
T132 *P AD T72 *PAD T63 *PAD
21
SW1010C
OC0#
OC2#
OC4# OC5#
OC6# CLK48_USB
T62 *PAD T64 *PAD T128 *P AD T129 *P AD
T58 *PAD T57 *PAD T125 *P AD T127 *P AD
T49 *PAD
PR_DOCK#
D2
T80 *PAD T50 *PAD
+3VSUS
RP10
7 8 5 6 3 4 1 2
8P4R-10K
3
U35B
D21
USBP0P
C21
USBP0N
C27
OC0#
C19
USBP2P
D19
USBP2N
B26
OC2#
D17
USBP4P
E17
USBP4N
C23
OC4#/GPI9
D15
USBP6P
C15
USBP6N
C25
OC6#/GPI14
A27
CLK48
T25
DMI0_RXN
T24
DMI0_RXP
R27
DMI0_TXN
R26
DMI0_TXP
V25
DMI1_RXN
V24
DMI1_RXP
U27
DMI1_TXN
U26
DMI1_TXP
AD25
DMI_CLKN
AC25
DMI_CLKP
H25
HSIN0
H24
HSIP0
G27
HSON0
G26
HSOP0
K25
HSIN1
K24
HSIP1
J27
HSON1
J26
HSOP1
Y4
SMBCLK
W5
SMBDATA
W6
SMBALERT#/GPI11
T2
RI#
AC20
THRM#
AA1
PWROK
AE20
DPRSLPVR/TP1
V2
BATLOW#/TP0
U1
PWRBTN#
Y3
RSMRST#
AF21
VRMPWRGD
AD19
BM_BUSY#/GPIO6
W3
SUS_STAT#/LPCPD#
V6
SUSCLK
E10
CLK14
F8
SPKR
AE19
GPI7
R1
GPI8
M2
GPI12
R6
GPI13
AB21
GPO19
AD20
GPO21
AD21
GPO23
V3
GPIO24
D12
EE_CS
B12
EE_SHCLK
D11
EE_DOUT
F13
EE_DIN
AC5
RSVD1
AD5
RSVD2
AF4
RSVD3
AG4
RSVD4
AC9
RSVD5
ICH6-M
SCI#
LIDICH#
PDAT_SMB SMB_LINK_ALERT#
USB
DMI
PCI-EXPRESS
SM&SMI
PM
STP_PCI#/GPO18
STP_CPU#/GPO20
SATA0GP/GPIO26
MISC&GPIO
SATA1GP/GPIO29 SATA2GP/GPIO30 SATA3GP/GPIO31
LAN
LAN_RSTSYNC
RESERVED
+3VSUS
RP9
7 8 5 6 3 4 1 2
8P4R-10K
4
USBP1P
USBP1N
OC1#
USBP3P
USBP3N
OC3#
USBP5P
USBP5N
OC5#/GPI10
USBP7P
USBP7N
OC7#/GPI15
USBRBIAS
USBRBIAS#
DMI2_RXN
DMI2_RXP DMI2_TXN DMI2_TXP
DMI3_RXN
DMI3_RXP DMI3_TXN DMI3_TXP
DMI_ZCOMP
DMI_IRCOMP
HSIN2
HSIP2
HSON2
HSOP2
HSIN3
HSIP3
HSON3
HSOP3
SMLINK0 SMLINK1
LINKALERET#
SLP_S3# SLP_S4# SLP_S5#
LAN_RST#
SYS_RESET#
WAKE#
MCH_SYNC#
SERIRQ
GPIO25 GPIO27
GPIO28
GPIO33 GPIO34
LAN_RXD0 LAN_RXD1 LAN_RXD2 LAN_TXD0 LAN_TXD1 LAN_TXD2
LAN_CLK
RSVD6 RSVD7 RSVD8 RSVD9
BATLOW# ICH_RI# PCLK_SMB R_SYS_RESET#
B20 A20 B27 B18 A18 C26 A16 B16 D23 B14 A14 C24 B22 A22
Y25 Y24 W27 W26
AB24 AB23 AA27 AA26
F24 F23
M25 M24 L27 L26
P24 P23 N27 N26
W4 U6 Y5
T4 T5 T6 V5 U2 U5 AG21
AC21 AD22 AB20
P5 AF17 R3 T3 AE18 AF18 AG18
AF20 AC18
E12 E11 C13 C12 C11 E13
F12 B11
AD9 AF8 AG8 U3
OC1#
OC3#
OC7#
DMI_COMP
T122*PAD T56*PAD T123*PAD T124*PAD
T55*PAD T53*PAD T118*PAD T120*PAD
SMLINK0 SMLINK1 SMB_LINK_ALERT#
R_SYS_RESET# ICH_PCIE_WAKE# MCH_SYNC#
T121*PAD
T46*PAD T48*PAD
T67*PAD T59*PAD T138*PAD T137*PAD T136*PAD T133*PAD
T66*PAD T134*PAD
5
USBP1+ 24 USBP1- 24
USBOC1# 24USBOC0#24
BT_USBP3+ 24
BT_USBP3- 24
Place within 500mils of ICH-6
DMI_RXN2 8
DMI_RXP2 8
DMI_TXN2 8
DMI_TXP2 8 DMI_RXN3 8
DMI_RXP3 8
DMI_TXN3 8
DMI_TXP3 8
R245 24.9/F
R260 22.6/F
12
12
+1_5VRUN
+3VSUS
USBRBIAS
Place within 500mils of ICH-6
SUSB# 32
T54 R229 0_4
1 2
12
R206 33_4
6
SUSC# 32 PLTRST# 8,12,20,31,32
SYS_RESET# 5
STP_PCI# 17 STP_CPU# 6,17,33 SERIRQ 12,21,24,31,32
LCDID1 18 LCDID0 18
OC6# OC7# OC4# OC5#
RP14
6 7 8 9
10
10KX8
ICH_PCIE_WAKE#
SMLINK0
SMLINK1
MCH_SYNC#
5
OC0#
4
OC3#
3
OC1#
2
OC2#
1
R226 680
1 2
R222 10K-0402
1 2
R223 10K-0402
1 2
R202 10K-0402
1 2
+3VSUS
+3VSUS
+3VRUN
SYS_RESET# should be high faster than ICH_PWROK.
Size Document Number Rev
ICH6-M (USB, DMI, LPC)
Date: Sheet
PROJECT : ED2
Quanta Computer Inc.
7
of
13 38Friday, October 22, 2004
8
C2A
1
L36 BLM41P600SPG
+5VSUS
+5VRUN
+3VRUN
+5VALW
+5VSUS
+3VSUS
1 2
C241
10U_6.3V_8
1 2
+3VRUN
C237 .1U/10V_4
1 2
+3VRUN
+3VSUS
+3VSUS
1 2
R212
1R
+1_5VRUN
C238 .1U/10V_4
1 2
1
C279
220U_4V_L
R278 *10_NC
1 2
R271 100/F
1 2
D19
2 1
RB751V
R241 *10_NC
1 2
R242 10_4
1 2
D17
2 1
RB751V
VCCDMIPLL_R
+3VRUN
C234 .1U/10V_4
1 2
C254
.1U/10V_4
1 2
+1_5VRUN
A A
B B
+1_5VRUN
C C
D D
12
+
+1_5VRUN
+1_5VRUN
L34 BLM11A121S
.1U/10V_4
1 2
C240
.1U/10V_4
1 2
C337
.1U/10V_4
1 2
C343
.1U/10V_4
1 2
+1_5V_PCIE
C244
.1U/10V_4
C344 .1U/10V_4
1 2
C323 .1U/10V_4
1 2
C319
2
C320 .1U/10V_4
1 2
1 2
.1U/10V_4
V5REF
12
C357
1U/10V_6
CT_0229: Adding 1u cap to meet CRB.1501
V5REF_SUS
12
C316
1U/10V_6
+1_5V_SATA_RX
C280 .1U/10V_4
1 2
+1_5V_SATA_TX
12
C242
.01U/16V_4
1 2
VCCDMIPLL
2
1 2
C307
C248 .1U/10V_4
1 2
U35C
AA22
VCC1_5_1
AA23
VCC1_5_2
AA24
VCC1_5_3
AA25
VCC1_5_4
AB25
VCC1_5_5
AB26
VCC1_5_6
AB27
VCC1_5_7
F25
VCC1_5_8
F26
VCC1_5_9
F27
VCC1_5_10
G22
VCC1_5_11
G23
VCC1_5_12
G24
VCC1_5_13
G25
VCC1_5_14
H21
VCC1_5_15
H22
VCC1_5_16
J21
VCC1_5_17
J22
VCC1_5_18
K21
VCC1_5_19
K22
VCC1_5_20
L21
VCC1_5_21
L22
VCC1_5_22
M21
VCC1_5_23
M22
VCC1_5_24
N21
VCC1_5_25
N22
VCC1_5_26
N23
VCC1_5_27
N24
VCC1_5_28
N25
VCC1_5_29
P21
VCC1_5_30
P25
VCC1_5_31
P26
VCC1_5_32
P27
VCC1_5_33
R21
VCC1_5_34
R22
VCC1_5_35
T21
VCC1_5_36
T22
VCC1_5_37
U21
VCC1_5_38
U22
VCC1_5_39
V21
VCC1_5_40
V22
VCC1_5_41
W21
VCC1_5_42
W22
VCC1_5_43
Y21
VCC1_5_44
Y22
VCC1_5_45
AA6
VCC1_5_46
AB4
VCC1_5_47
AB5
VCC1_5_48
AB6
VCC1_5_49
AC4
VCC1_5_50
AD4
VCC1_5_51
AE4
VCC1_5_52
AE5
VCC1_5_53
AF5
VCC1_5_54
AG5
VCC1_5_55
AA7
VCC1_5_56
AA8
VCC1_5_57
AA9
VCC1_5_58
AB8
VCC1_5_59
AC8
VCC1_5_60
AD8
VCC1_5_61
AE8
VCC1_5_62
AE9
VCC1_5_63
AF9
VCC1_5_64
AG9
VCC1_5_65
AC27
VCCDMIPLL
E26
VCC3_3_1
AE1
VCCSATAPLL
AG10
VCC3_3_22
A13
VCCLAN3_3/VCCSUS3_3_1
F14
VCCLAN3_3/VCCSUS3_3_2
G13
VCCLAN3_3/VCCSUS3_3_3
G14
VCCLAN3_3/VCCSUS3_3_4
A11
VCCSUS3_3_1
U4
VCCSUS3_3_2
V1
VCCSUS3_3_3
V7
VCCSUS3_3_4
W2
VCCSUS3_3_5
Y7
VCCSUS3_3_6
A17
VCCSUS3_3_7
B17
VCCSUS3_3_8
C17
VCCSUS3_3_9
F18
VCCSUS3_3_10
G17
VCCSUS3_3_11
G18
VCCSUS3_3_12
ICH6-M
CT_0505: Change footprint to mbga609-intel-ich6 from MBGA609-ICH6
3
VCC
VCCSUS3_3_20
VCCLAN1_5/VCCSUS1_5_1 VCCLAN1_5/VCCSUS1_5_2
VCCSUS3_3_13 VCCSUS3_3_14 VCCSUS3_3_15 VCCSUS3_3_16 VCCSUS3_3_17 VCCSUS3_3_18 VCCSUS3_3_19
3
VCC1_5_79 VCC1_5_80 VCC1_5_81 VCC1_5_82 VCC1_5_83 VCC1_5_84 VCC1_5_85 VCC1_5_86 VCC1_5_87 VCC1_5_88 VCC1_5_89 VCC1_5_90 VCC1_5_91 VCC1_5_92 VCC1_5_93 VCC1_5_94 VCC1_5_95 VCC1_5_96 VCC1_5_97 VCC1_5_98
VCC3_3_2 VCC3_3_3 VCC3_3_4 VCC3_3_5 VCC3_3_6 VCC3_3_7 VCC3_3_8
VCC3_3_9 VCC3_3_10 VCC3_3_11
VCC3_3_12 VCC3_3_13 VCC3_3_14 VCC3_3_15 VCC3_3_16 VCC3_3_17 VCC3_3_18 VCC3_3_19 VCC3_3_20 VCC3_3_21
VCCSUS1_5_1 VCCSUS1_5_2
VCCSUS1_5_3
VCC1_5_67 VCC1_5_68
VCC1_5_69 VCC1_5_70 VCC1_5_71 VCC1_5_72 VCC1_5_73 VCC1_5_74 VCC1_5_75 VCC1_5_76 VCC1_5_77 VCC1_5_78
VCC2_5_2
VCC2_5_4
V5REF1
V5REF2 V5REF_SUS VCCUSBPLL
VCCRTC
V_CPU_IO1 V_CPU_IO2 V_CPU_IO3
AA19 AA20 AA21 L11 L12 L14 L16 L17 M11 M17 P11 P17 T11 T17 U11 U12 U14 U16 U17 F9
A6 B1 E4 H1 H7 J7 L4 L7 M7 P1
AA12 AA14 AA15 AA17 AC15 AD17 AG13 AG16 AG19 AA10
G19 R7
U7 G8 D24
D25 D26 D27 E20 E21 E22 E23 E24 F20 G20
P7 AB18
A8 AA18
F21 A25
A24 AB3
G10 G11
AB22 AD26 AG23
C16 D16 E16 F15 F16 G15 G16
4
C322 .1U/10V_4
1 2
C247 .1U/10V_4
1 2
C281 .1U/10V_4
1 2
+1_5VRUN
V5REF V5REF_SUS
VCCRTC
+1_5VRUN
4
C321 .1U/10V_4
1 2
+3_3V_PCI
C314 .1U/10V_4
1 2
+3_3V_ICH
C341 .1U/10V_4
1 2
C277 .1U/10V_4
1 2
C274 .1U/10V_4
1 2
C272 .1U/10V_4
1 2
C275 .1U/10V_4
1 2
C239 .1U/10V_4
1 2
C318
.1U/10V_4
1 2
C235
.1U/10V_4
1 2
C317 .1U/10V_4
1 2
+3VRUN
+3VRUN
C269 .1U/10V_4
1 2
C252 .1U/10V_4
1 2
C276
.1U/10V_4
1 2
+3VSUS
5
C257
.01U/16V_4
1 2
+VCCP
5
+1_5VSUS
+1_5VSUS
+1_5VRUN
+2_5VRUN
C340
.01U/16V_4
1 2
VCCRTC
+1_5VRUN
+1_5VRUN
C243
.1U/10V_4
1 2
6
U35D
A1
VSS001
A12
VSS002
A15
VSS003
A19
VSS004
A21
VSS005
A23
VSS006
A26
VSS007
A4
VSS008
A7
VSS009
A9
VSS010
AA11
VSS011
AA13
VSS012
AA16
VSS013
AA4
VSS014
AB1
VSS015
AB10
VSS016
AB19
VSS017
AB2
VSS018
AB7
VSS019
AB9
VSS020
AC10
VSS021
AC12
VSS022
AC22
VSS023
AC23
VSS024
AC24
VSS025
AC26
VSS026
AC3
VSS027
AC6
VSS028
AD1
VSS029
AD10
VSS030
AD15
VSS031
AD18
VSS032
AD2
VSS033
AD24
VSS034
AD6
VSS035
AE10
VSS036
AE11
VSS037
AE12
VSS038
AE2
VSS039
AE21
VSS040
AE25
VSS041
AE6
VSS042
AE7
VSS043
AF1
VSS044
AF10
VSS045
AF12
VSS046
AF26
VSS047
AF3
VSS048
AF7
VSS049
AG1
VSS050
AG12
VSS051
AG14
VSS052
AG17
VSS053
AG20
VSS054
AG22
VSS055
AG3
VSS056
AG7
VSS057
B13
VSS058
B15
VSS059
B19
VSS060
B21
VSS061
B23
VSS062
B24
VSS063
B25
VSS064
C14
VSS065
C18
VSS066
C20
VSS067
C22
VSS068
C4
VSS069
D1
VSS070
D10
VSS071
D13
VSS072
D14
VSS073
D18
VSS074
D20
VSS075
D22
VSS076
D7
VSS077
E14
VSS078
E15
VSS079
E18
VSS080
E19
VSS081
E25
VSS082
F17
VSS083
F19
VSS084
F22
VSS085
F4
VSS086
Size Document Number Rev
6
Date: Sheet
7
VSS087 VSS088 VSS089 VSS090 VSS091 VSS092 VSS093 VSS094 VSS095 VSS096 VSS097 VSS098 VSS099 VSS100 VSS101 VSS102 VSS103 VSS104 VSS105 VSS106 VSS107 VSS108 VSS109 VSS110
ICH6-M
VSS111 VSS112 VSS113 VSS114 VSS115 VSS116 VSS117 VSS118 VSS119 VSS120 VSS121 VSS122 VSS123 VSS124 VSS125 VSS126 VSS127 VSS128 VSS129 VSS130 VSS131 VSS132 VSS133 VSS134 VSS135 VSS136 VSS137 VSS138 VSS139 VSS140 VSS141 VSS142 VSS143 VSS144 VSS145 VSS146 VSS147 VSS148 VSS149 VSS150 VSS151 VSS152 VSS153 VSS154 VSS155 VSS156 VSS157 VSS158 VSS159 VSS160 VSS161 VSS162 VSS163 VSS164 VSS165 VSS166 VSS167 VSS168 VSS169 VSS170 VSS171 VSS172
GND
PROJECT : ED2
Quanta Computer Inc.
ICH6-M (P ow er & GND)
7
G1 G12 G21 G7 G9 H23 H26 H27 J23 J24 J25 J4 K1 K23 K26 K27 K7 L13 L15 L23 L24 L25 M12 M13 M14 M15 M16 M23 M26 M27 M4 N1 N11 N12 N13 N14 N15 N16 N17 N7 P12 P13 P14 P15 P16 P22 R11 R12 R13 R14 R15 R16 R17 R23 R24 R25 R4 T1 T12 T13 T14 T15 T16 T23 T26 T27 T7 U13 U15 U23 U24 U25 V23 V26 V27 V4 W1 W23 W24 W25 W7 Y23 Y26 Y27 Y6 E27
8
C2A
of
14 38Friday, October 22, 2004
8
1
+2_5VSUS +2_5VSUS
+1_25VSUS
1
R231
3 5 7
9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39
41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 73 75 77 79 81 83 85 87 89 91 93 95 97 99
101 103 105 107 109 111 113 115 117 119 121 123 125 127 129 131 133 135 137 139 141 143 145 147 149 151 153 155 157 159 161 163 165 167 169 171 173 175 177 179 181 183 185 187 189 191 193 195 197 199
MD1 MD0 MD4 MD0
A A
CLK_SDRAM08
CLK_SDRAM0#8
B B
+2_5VSUS +2_5VSUS
R247 200_6 R248 200_6
C C
D D
+3VRUN +3VRUN
SM_DQS0 MD7
MD2 MD8 MD9
SM_DQS1 MD11 MD14
MD10 MD15
CLK_SDRAM0 CLK_SDRAM0#
MD16 MD17
SM_DQS2 MD19
MD18 MD22 MD24 MD28
MD25 SM_DQS3
MD26 MD30 MD31 MD27
CKE1 CKE3 CKE2 M_A_MA12 M_A_MA11
M_A_MA9 M_B_MA9 M_B_MA8 M_A_MA7 M_A_MA3
M_A_MA10 M_A_BA0
M_A_BMWEA#
SM_CS0# M_A_MA13
MD33 MD32
SM_DQS4 MD34 MD38
MD35 MD40
MD41 SM_DQS5
MD46 MD43 MD47
MD53 MD48 MD52
SM_DQS6 MD50 MD54
MD51 MD56
MD60 SM_DQS7
MD59 MD58
SMBDT SMBCK
*10K_4_NC
C304 .1U/10V_4
1
2
+1_25VSUS +1_25VSUS+1_25VSUS
SODIMM0 SODIMM1
CN24
VREF VSS DQ0 DQ1 VDD DQS0 DQ2 VSS DQ3 DQ8 VDD DQ9 DQS1 VSS DQ10 DQ11 VDD CK0 CK0 VSS
DQ16 DQ17 VDD DQS2 DQ18 VSS DQ19 DQ24 VDD DQ25 DQS3 VSS DQ26 DQ27 VDD CB0 CB1 VSS DQS8 CB2 VDD CB3 DU VSS CK2 CK2 VDD CKE1 DU A12 A9 VSS A7 A5 A3 A1 VDD A10/AP BA0 WE S0 DU(A13) VSS DQ32 DQ33 VDD DQS4 DQ34 VSS DQ35 DQ40 VDD DQ41 DQS5 VSS DQ42 DQ43 VDD VDD VSS VSS DQ48 DQ49 VDD DQS6 DQ50 VSS DQ51 DQ56 VDD DQ57 DQS7 VSS DQ58 DQ59 VDD SDA SCL VDD(SPD) VDD(ID)
QTC_DDR_SODIMM_H9.2
CLOCK 0,1,2 CLOCK 3,4,5
VREF
VSS DQ4 DQ5 VDD DM0 DQ6 VSS DQ7
DQ12
VDD
DQ13
DM1
VSS DQ14 DQ15
VDD
VDD
VSS
VSS DQ20
DQ21
VDD
DM2 DQ22
VSS DQ23 DQ28
VDD DQ29
DM3
VSS DQ30 DQ31
VDD
CB4
CB5
VSS
DM8
CB6
VDD
CB7
DU/RESET
VSS
VSS
VDD
VDD CKE0
DU/BA2
A11
A8
VSS
A6 A4 A2 A0
VDD
BA1 RAS CAS
S1
DU
VSS
DQ36 DQ37
VDD DM4
DQ38
VSS
DQ39 DQ44
VDD
DQ45
DM5 VSS
DQ46 DQ47
VDD CK1 CK1 VSS
DQ52 DQ53
VDD DM6
DQ54
VSS
DQ55 DQ60
VDD
PC2100 DDR SDRAM SO-DIMM (200P)
DQ61
DM7 VSS
DQ62 DQ63
VDD
SA0
SA1
SA2
DU
2
2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40
42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 74 76 78 80 82 84 86 88 90 92 94 96 98 100 102 104 106 108 110 112 114 116 118 120 122 124 126 128 130 132 134 136 138 140 142 144 146 148 150 152 154 156 158 160 162 164 166 168 170 172 174 176 178 180 182 184 186 188 190 192 194 196 198 200
SMbus address A0
MD5
SDM0 MD6
MD3
MD12MD13 SDM1
MD20 MD21
SDM2
MD29 SDM3
CKE0
M_A_MA8 M_A_MA6
M_A_MA4M_A_MA5 M_A_MA2 M_A_MA0 M_B_MA1
M_A_BA1 M_A_SRASA# M_A_SCASA# SM_CS1#
MD37 MD36
SDM4
MD39 MD45
MD44 SDM5
MD42 CLK_SDRAM1#
CLK_SDRAM1 MD49
SDM6
MD55 MD61
MD57 SDM7
MD62 MD63
3
CLK_SDRAM38
CLK_SDRAM3#8
CLK_SDRAM1# 8
3
R234 200_6 R232 200_6
CGDAT_SMB17 CGCLK_SMB17
MD1
SM_DQS0 MD7
MD2 MD8
MD13 SM_DQS1
MD11 MD10
CLK_SDRAM3 CLK_SDRAM3#
MD16 MD17
SM_DQS2 MD19
MD18 MD24
MD25 SM_DQS3
MD26 MD31
M_B_MA12
M_B_MA7 M_B_MA3
M_B_MA10 M_B_BA0 M_B_BMWEA#
M_B_MA13
MD33 MD32
SM_DQS4 MD34
MD35 MD40
MD41 SM_DQS5
MD46 MD47
MD53 MD48
SM_DQS6 MD50
MD51 MD56
MD60 SM_DQS7
MD59 MD58
SMBDT SMBCK
C327 .1U/10V_4
4
+2_5VSUS +2_5VSUS
CN23
1
VREF
3
VSS
5
DQ0
7
DQ1
9
VDD
11
DQS0
13
DQ2
15
VSS
17
DQ3
19
DQ8
21
VDD
23
DQ9
25
DQS1
27
VSS
29
DQ10
31
DQ11
33
VDD
35
CK0
37
CK0
39
VSS
41
DQ16
43
DQ17
45
VDD
47
DQS2
49
DQ18
51
VSS
53
DQ19
55
DQ24
57
VDD
59
DQ25
61
DQS3
63
VSS
65
DQ26
67
DQ27
69
VDD
71
CB0
73
CB1
75
VSS
77
DQS8
79
CB2
81
VDD
83
CB3
85
DU
DU/RESET VSS CK2 CK2 VDD CKE1 DU A12 A9 VSS A7 A5 A3 A1 VDD A10/AP BA0 WE S0 DU(A13) VSS DQ32 DQ33 VDD DQS4 DQ34 VSS DQ35 DQ40 VDD DQ41 DQS5 VSS DQ42 DQ43 VDD VDD VSS VSS DQ48 DQ49 VDD DQS6 DQ50 VSS DQ51 DQ56 VDD
PC2100 DDR SDRAM SO-DIMM (200P)
DQ57 DQS7 VSS DQ58 DQ59 VDD SDA SCL VDD(SPD) VDD(ID)
QTC_DDR_SODIMM_H9.2
R230
*10K_4_NC
87 89 91 93 95 97
99 101 103 105 107 109 111 113 115 117 119 121 123 125 127 129 131 133 135 137 139 141 143 145 147 149 151 153 155 157 159 161 163 165 167 169 171 173 175 177 179 181 183 185 187 189 191 193 195 197 199
CKE 2,3CKE 0,1
4
VREF
VDD DM0
DQ12
VDD
DQ13
DM1
DQ14 DQ15
VDD VDD
DQ20 DQ21
VDD DM2
DQ22 DQ23
DQ28
VDD
DQ29
DM3
DQ30 DQ31
VDD
DM8 VDD
VDD VDD
CKE0
DU/BA2
VDD
DQ36 DQ37
VDD DM4
DQ38 DQ39
DQ44
VDD
DQ45
DM5
DQ46 DQ47
VDD
DQ52 DQ53
VDD DM6
DQ54 DQ55
DQ60
VDD
DQ61
DM7
DQ62 DQ63
VDD
VSS DQ4 DQ5
DQ6 VSS DQ7
VSS
VSS VSS
VSS
VSS
CB4 CB5 VSS
CB6 CB7 VSS
VSS
VSS
BA1 RAS CAS
VSS
VSS
VSS
CK1 CK1 VSS
VSS
VSS
SA0 SA1 SA2
5
2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40
42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 74 76 78 80 82 84 86 88 90 92 94 96 98 100
A11
102
A8
104 106
A6
108
A4
110
A2
112
A0
114 116 118 120 122
S1
124
DU
126 128 130 132 134 136 138 140 142 144 146 148 150 152 154 156 158 160 162 164 166 168 170 172 174 176 178 180 182 184 186 188 190 192 194 196 198 200
DU
MD5 MD4
SDM0 MD6
MD3 MD9
MD12 SDM1
MD14 MD15
MD20 MD21
SDM2 MD23MD23
MD22 MD28
MD29 SDM3
MD30 MD27
M_B_MA11
M_B_MA6 M_B_MA4M_B_MA5 M_B_MA2 M_B_MA0M_A_MA1
M_B_BA1 M_B_SRASA# M_B_SCASA# SM_CS3#SM_CS2#
MD37 MD36
SDM4 MD38
MD39 MD45
MD44 SDM5
MD43 MD42
CLK_SDRAM4# CLK_SDRAM4
MD49 MD52
SDM6 MD54
MD55 MD61
MD57 SDM7
MD62 MD63
+3VRUN
CLK_SDRAM4# 8 CLK_SDRAM4 8CLK_SDRAM1 8
SMbus address A1
5
+2_5VSUS
C283 .1U/10V_4
+2_5VSUS
C309 .1U/10V_4
+2_5VSUS
C377 .1U/10V_4
+2_5VSUS
C329 .1U/10V_4
+2_5VSUS
C312 .1U/10V_4
+1_25VSUS
C365 .1U/10V_4
6
6
C370 .1U/10V_4
C293 .1U/10V_4
C286 .1U/10V_4
C374 .1U/10V_4
C367 .1U/10V_4
C332 .1U/10V_4
C266 .1U/10V_4
C287 .1U/10V_4
C371 .1U/10V_4
C373 .1U/10V_4
C271 .1U/10V_4
C306 .1U/10V_4
7
C265
C256 .1U/10V_4
C366 .1U/10V_4
C382 .1U/10V_4
C311 .1U/10V_4
C305 .1U/10V_4
+2_5VSUS
C267 .1U/10V_4
C375
C289
.1U/10V_4
.1U/10V_4
C288
C292
.1U/10V_4
.1U/10V_4
C284
C310
.1U/10V_4
.1U/10V_4
C372
C313
.1U/10V_4
.1U/10V_4
C260
C259
.1U/10V_4
.1U/10V_4
12
C470 150U/6.3V_7
ME issue change package from 7343 to 3528 and from6.3V to 4V and the cost 3528/4V lower than 7343/6.3V.(6.3NT-->6NT) and ESR lower too.
M_A_MA[0..13] M_A_BA0 M_A_BA1 M_A_SRASA# M_A_SCASA# M_A_BMWEA#
M_B_MA[0..13] M_B_BA0 M_B_BA1 M_B_SRASA# M_B_SCASA# M_B_BMWEA#
MD[0..63] SM_DQS[0..7] SDM[0..7]
SM_CS0# SM_CS1# SM_CS2# SM_CS3#
CKE0 CKE1 CKE2 CKE3
Size Document Number Re v
Date: Sheet
C388
+
150U/4V
<Type> CC3528
Quanta Computer Inc.
DDR SO-DIMM 200P
7
C268
.1U/10V_4
.1U/10V_4
C285
C376
.1U/10V_4
.1U/10V_4
C262
C369
.1U/10V_4
.1U/10V_4
C308
C333
.1U/10V_4
.1U/10V_4
C261
C258
.1U/10V_4
.1U/10V_4
M_A_MA[0..13] 9,16
M_A_BA0 9,16
M_A_BA1 9,16 M_A_SRASA# 9,16 M_A_SCASA# 9,16
M_A_BMWEA# 9,16
M_B_MA[0..13] 9,16 M_B_BA0 9,16 M_B_BA1 9,16 M_B_SRASA# 9,16 M_B_SCASA# 9,16 M_B_BMWEA# 9,16
MD[0..63] 9,16 SM_DQS[0..7] 9,16 SDM[0..7] 9,16
SM_CS0# 8,16 SM_CS1# 8,16 SM_CS2# 8,16 SM_CS3# 8,16
CKE0 8,16 CKE1 8,16 CKE2 8,16 CKE3 8,16
PROJECT : ED2
8
C378 .1U/10V_4
C364 .1U/10V_4
C368 .1U/10V_4
C270 .1U/10V_4
C291 .1U/10V_4
15 38Friday, October 22, 2004
8
C379 .1U/10V_4
C290 .1U/10V_4
C330 .1U/10V_4
C264 .1U/10V_4
C2A
of
1
2
3
4
5
6
7
8
+1_25VRUN
A A
C354 .1U/10V_4
C345 .1U/10V_4
C301 .1U/10V_4
C358 .1U/10V_4
For terminal R-pack.
C355
C356
.1U/10V_4
.1U/10V_4
C297 .1U/10V_4
C263 .1U/10V_4
C352 .1U/10V_4
C351 .1U/10V_4
C335 .1U/10V_4
C325 .1U/10V_4
C334 .1U/10V_4
C474 .1U/10V_4
C472 .1U/10V_4
C469 .1U/10V_4
C467 .1U/10V_4
C331 .1U/10V_4
C473 .1U/10V_4
19 PCS
+1_25VRUN
C471 .1U/10V_4
C468 .1U/10V_4
C466 .1U/10V_4
C302 .1U/10V_4
C389 150U/6.3V_7
+1_25VRUN
C299
C303 .1U/10V_4
B B
RN21 4P2R-S-56 RN22 4P2R-S-56
RN24 4P2R-S-56
4P2R-S-56 RN25
RN26 4P2R-S-56 RN27 4P2R-S-56
RN35 4P2R-S-56 RN57 4P2R-S-56
C C
RN36 4P2R-S-56
4P2R-S-56 RN37
RN38 4P2R-S-56 RN39 4P2R-S-56
RN62 4P2R-S-56 RN40 4P2R-S-56
RN41 4P2R-S-56 RN42 4P2R-S-56
C381 .1U/10V_4
1 3 1 3
1 3 3 1
1 3 1 3
1 3 1 3
1 3 3 1
1 3 3 1
1 3 1 3
1 3 1 3
C300 .1U/10V_4
2
1
4
3 1
2
3
4
2
1
4
3
4
3
2
1
1
2
3
4 2
3
4
1
1
2
3
4
1
2
3
4
2
1
4
3
4
1
2
3
2
1
4
3 1
4
3
2
2
1
4
3
2
1
4
3
1
2
3
4
1
2
3
4
.1U/10V_4
MD59 MD60 MD56
MD48 MD53 MD55 MD47
MD46 MD50
MD40 MD33 MD41 MD35 MD34 MD44
MD26 MD39 MD31 MD27 MD30
MD24 MD28 MD19 MD18
MD17 MD16 MD11 MD5 MD10
MD9 MD12 MD8 MD13
MD2 MD7 MD0 MD1
C363 .1U/10V_4
2 4 2 4
2 4 4 2
2 4 4 2
2 4 2 4
2 4 2 4
2 4 2 4
2 4 2 4
2 4 2 4
MD63 MD57 MD61
MD54 MD51
MD32 MD45
MD38 MD37 MD36
MD29 MD23
MD22
MD3 MD6
MD4
MD20 MD21 MD14 MD15
MD43
MD42
MD49
MD52
C353 .1U/10V_4
C295 .1U/10V_4
RN43 4P2R-S-56 RN44 4P2R-S-56
RN45 4P2R-S-56
4P2R-S-56 RN23
RN28 4P2R-S-56
4P2R-S-56 RN48
RN49 4P2R-S-56 RN50 4P2R-S-56
RN58 4P2R-S-56 RN59 4P2R-S-56
RN63 4P2R-S-56 RN64 4P2R-S-56
RN60 4P2R-S-56 RN61 4P2R-S-56
RN47 4P2R-S-56 RN46 4P2R-S-56
C296 .1U/10V_4
C359 .1U/10V_4
C360 .1U/10V_4
C328 .1U/10V_4
SDM0
SDM1
SDM2
SDM3
SM_DQS0
SM_DQS1
SM_DQS2
SM_DQS3
MD[0..63] SM_DQS[0..7] SDM[0..7]
M_A_MA[0..13] M_A_BA0 M_A_BA1 M_A_SRASA# M_A_SCASA# M_A_BMWEA#
SM_CS0# SM_CS1# SM_CS2# SM_CS3#
CKE[0..3]
C346 .1U/10V_4
R263 56_4
1 2
R262 56_4
1 2
R268 56_4
1 2
R261 56_4
1 2
R256 56_4
1 2
R255 56_4
1 2
R254 56_4
1 2
R253 56_4
1 2
C324 .1U/10V_4
+1_25VRUN+1_25VRUN
R267 56_4
1 2
R266 56_4
1 2
R265 56_4
1 2
R264 56_4
1 2
R252 56_4
1 2
R251 56_4
1 2
R250 56_4
1 2
R249 56_4
1 2
MD[0..63] 9,15 SM_DQS[0..7] 9,15 SDM[0..7] 9,15 M_A_MA[0..13] 9,15
M_A_BA0 9,15
M_A_BA1 9,15 M_A_SRASA# 9,15 M_A_SCASA# 9,15
M_A_BMWEA# 9,15
SM_CS0# 8,15 SM_CS1# 8,15 SM_CS2# 8,15 SM_CS3# 8,15
CKE[0..3] 8,15
C294 .1U/10V_4
SDM4
SDM5
SDM6
SDM7
SM_DQS4
SM_DQS5
SM_DQS6
SM_DQS7
C298 .1U/10V_4
M_B_MA[0..13] M_B_BA0 M_B_BA1 M_B_SRASA# M_B_SCASA# M_B_BMWEA#
C350 .1U/10V_4
C348
C349
.1U/10V_4
.1U/10V_4
M_B_MA[0..13] 9,15 M_B_BA0 9,15 M_B_BA1 9,15 M_B_SRASA# 9,15 M_B_SCASA# 9,15 M_B_BMWEA# 9,15
C347 .1U/10V_4
19 PCS
RN15 4P2R-S-56
4P2R-S-56 RN9
RN14 4P2R-S-56 RN19 4P2R-S-56
RN11 4P2R-S-56 RN12 4P2R-S-56
RN52 4P2R-S-56 RN30 4P2R-S-56
RN34 4P2R-S-56
RN32 4P2R-S-56
RN56 4P2R-S-56
RN20 4P2R-S-56
M_B_SCASA#
M_B_BMWEA# M_B_BA0
M_B_MA12 CKE3 M_B_MA8 M_B_MA6
M_B_MA10 M_B_MA1 M_B_MA3 M_B_MA5
M_A_SRASA# M_A_BA1 SM_CS0# M_A_BMWEA#
CKE1MD25 M_A_MA12 M_A_MA3 M_A_MA5
CKE0 M_A_MA6
CKE2 M_B_MA11
+1_25VRUN
1 3 3 1
1 3 1 3
1 3 1 3
1 3 3 1
3 1 1 3
1 3
1 3
3
4 4
1
2
3
2
3
4
1
2
1
4
3
2
3
4
1
2
1
4
3
1
2
3
4 4
1
2
3
4
1
2
3 1
2
3
4
1
2
3
4
1
2
3
4
M_B_SRASA#
4
M_B_MA0
2
M_B_BA1
4
M_B_MA4
4
M_B_MA2
2
M_B_MA9
2
M_B_MA7
4
SM_CS1#
4
M_A_SCASA#
2
M_A_MA1
2
M_A_MA10
4
M_A_MA0
2
M_A_MA4
4
M_A_MA11
2 4
M_A_MA2
2
M_A_MA8
4
M_A_MA9
2
M_A_MA7
4
M_A_BA0
2
M_A_MA13
4
SM_CS2#
2
M_B_MA13
4
SM_CS3#MD58 MD62
2
1
2
RN16 4P2R-S-56 RN17 4P2R-S-56
RN18 4P2R-S-56
RN13 4P2R-S-56
RN51 4P2R-S-56
RN31 4P2R-S-56
RN53 4P2R-S-56 RN54 4P2R-S-56
RN55 4P2R-S-56 RN33 4P2R-S-56
RN29 4P2R-S-56
RN10 4P2R-S-56
D D
Size Document Number Re v
DDR TERMINATION
1
2
3
4
5
6
Date: Sheet
7
PROJECT : ED2
Quanta Computer Inc.
16 38Friday, October 22, 2004
8
C2A
of
1
2
3
4
5
6
7
8
FSC FSB FSA CPU SRC PCI 1 0 1 100 100 33 0 0 1 133 100 33 0 1 1 166 100 33
DothanA Install
R137 R330 NCNC
DothanB
NC
0 1 0 200 100 33
A A
0 0 0 266 100 33 1 0 0 333 100 33 1 1 0 400 100 33 1 1 1 RSVD 100 33
+3VRUN
+VCCP
+3VRUN
2
3 1
+3VRUN
2
3 1
RHU002N06
CLK_EN#
CGCLK_SMB CGDAT_SMB
SELPSB1_CLK SELPSB2_CLK
4P2R-S-33
4 2
RP3
2
4
RP1 4P2R-S-10K
1
3
CT_0229: Change MOS to RHU002N06 due to layout concern.
CLK_EN#33
STP_PCI#13
STP_CPU#6,13,33
SMbus address D2
TI_FLASH_48M23
CLK48_USB13 SELPSB1_CLK6,8 SELPSB2_CLK6,8
R148 *10K_NC
1 2
R158 *0_NC
B B
C C
1 2
R137 *0_NC
1 2
SELPSB0_CLK
SELPSB1_CLK
SELPSB2_CLK
FSB and FSC are directly controlled by Dothan-B
R150 10K-0402
1 2
R156 *0_NC
1 2
R330 *10K_NC
1 2
Connect ICH6 SMB
PDAT_SMB
These are for
DOT968 DOT96#8
RHU002N06
Q43
backdrive issue
PCLK_SMB13
D D
Q44
PCLK_SMB CGCLK_SMB
C131 33P
C137 33P
R135 10
1 2
R140 10
1 2
R427 4.7K_4
Item19
R_DOT96
3
R_DOT96#
1
Connect DDR Module's SMB
CGDAT_SMB
+3VRUN
120 ohms@100Mhz
12
12
12
Item100
Iref=5mA, Ioh=4*Iref
CGDAT_SMB 15PDAT_SMB13
CGCLK_SMB 15
L30
1 2
ACB2012L-120
XIN
<500mil
Y2
14.318MHZ
XOUT
SELPSB0_CLK
VDDREF_CR
CLKVDD CLKVDD1
CLKVDD
VDD48_CR
1 2
R332 475/F
.047U/10V_4
1 2
IREF
.047U/10V_4
12
C184
R163 2.2
.047U/10V_4
12
C199
.047U/10V_4
VDDA_CR
U22
50
XTAL_IN
49
XTAL_OUT
10
VTT_PWRGD#/PD#
55
PCI_STOP#
54
CPU_STOP#
46
SCLK
47
SDATA
12
FSA/USB_48
16
FSB/TEST_MODE
53
FSC/TEST_SEL
48
VDD_REF
42
VDD_CPU
1
VDD_PCI_1
7
VDD_PCI_2
21
VDD_SRC0
28
VDD_SRC1
34
VDD_SRC2
11
VDD_48
39
IREF
14
DOT96
15
DOT96#
CT_0505: Change footprint to TSSOP56-8_1-5 from TSSOP56-240
.047U/10V_4
12
12
C207
C197
12
C194
37
VDDA
CK-410M
GND_REF
GND_PCI_26GND_SRC29GND_CPU
GND_PCI_1
GND_48
2
51
13
+3VRUN
CLKVDD
12
C210
4.7U/10V_8
VDDA_CR
12
C433
4.7U/10V_8
38
VSSA
CPU2_ITP/SRC7
CPU2#_ITP/SRC7#
45
52
REF
44
CPU0
43
CPU0#
41
CPU1
40
CPU1#
36 35
33
SRC6
32
SRC6#
31
SRC5
30
SRC5#
26
SRC4
27
SRC4#
24
SRC3
25
SRC3#
22
SRC2
23
SRC2#
19
SRC1
20
SRC1#
17
SRC0
18
SRC0#
5
PCI5
4
PCI4
3
PCI3
56
PCI2
9
PCIF1
PCIF0/ITP_EN
ICS954206/CY284XX
250mA ( MAX. )
120 ohms@100Mhz
8
L24 ACB2012L-120
12
Bypass CAPs need to follow Bypass CAP. Routing Rule, no vias between CAP to CHIPSET VCC Pin or GND.
1
2
3
4
5
Place these termination to close CK410M. Cause those Pin-out is for Current-Mode.
R157 49.9/F
1 2
R160 49.9/F
1 2
R151 49.9/F
1 2
R154 49.9/F
1 2
14M_REF R_HCLK_CPU
R_HCLK_CPU# R_HCLK_MCH
R_HCLK_MCH#
R_MCH_3GPLL# CLK_MCH_3GPLL# R_PCIE_SATA
R_PCIE_SATA# R_PCIE_ICH
R_DREFSSCLK R_DREFSSCLK#
R_PCLK_LAN R_PCLK_PCM R_PCLK_SIO R_PCLK_MINI R_PCLK_ICH PCIF0
4 2
4 2
4 2
2 4
2 4
2 4
R125 33_4 R138 33_4
R146 33_4
R123 33_4
Tie to VCC (Logic 1) is for ITP using. Tie to GND (Logic 0) is for PCIE using.
12
C168 .047U/10V_4
R121 2.2
1 2
R142 1R
1 2
12
C174 .047U/10V_4
1 2 1 2
1 2
1 2
12
C159 .047U/10V_4
RP2
3 1
4P2R-S-33 RP4
3 1
4P2R-S-33
CLK_MCH_3GPLLR_MCH_3GPLL
RP6
3 1
4P2R-S-33
CLK_PCIE_SATA
RP8
1
CLK_PCIE_SATA#
3
4P2R-S-33
CLK_PCIE_ICH
RP7
1
CLK_PCIE_ICH#R_PCIE_ICH#
3
4P2R-S-33
DREFSSCLK
RP5
1
DREFSSCLK#
3
4P2R-S-33
R134 33_4 R132 33_4
1 2
R130 10K-0402
12
C152
4.7U/10V_8
VDD48_CR
12
C147
4.7U/10V_8
VDDREF_CR
12
C172 .047U/10V_4
6
Item100
1 2 1 2
CLKVDD1
Item10
R136 24
1 2
R131 24
1 2
R141 24
1 2
HCLK_CPU 5 HCLK_CPU# 5
HCLK_MCH 7 HCLK_MCH# 7
12
*10P_NC
C161
12
C529 *10P
12
C171 *10P_NC
14M_AC97 28
14M_SUPERIO 31
14M_ICH 13
Item10
CLK_MCH_3GPLL 8 CLK_MCH_3GPLL# 8
CLK_PCIE_SATA 12 CLK_PCIE_SATA# 12
CLK_PCIE_ICH 13 CLK_PCIE_ICH# 13
DREFSSCLK 8 DREFSSCLK# 8
PCLK_LAN 25
+3VRUN
PCLK_PCM 21 PCLK_551 32 PCLK_MINI 24 PCLK_ICH 12
PCLK_LPC 31
CLK_MCH_3GPLL CLK_MCH_3GPLL#
CLK_PCIE_SATA CLK_PCIE_SATA#
CLK_PCIE_ICH CLK_PCIE_ICH#
DREFSSCLK DREFSSCLK#
DOT96 DOT96#
CK-410M PIN 35,36 Strap Pin. for ITP or PCIE using.
R164 49.9/F
1 2
R166 49.9/F
1 2
R177 49.9/F
1 2
R184 49.9/F
1 2
R170 49.9/F
1 2
R172 49.9/F
1 2
R159 49.9/F
1 2
R162 49.9/F
1 2
R153 49.9/F
1 2
R155 49.9/F
1 2
Place these termination to close CK410M. Cause those Pin-out is for Cu rrent-Mode.
Size Document Number Rev
CLOCK Generator
Date: Sheet
PROJECT : ED2
Quanta Computer Inc.
7
of
17 38Friday, October 22, 2004
8
C2A
5
D D
D10
SW4
MPU-101-6
2 1
BAS316
1 2
LID551#
C82
.1U/10V_4
+2_5VRUN
LIDICH#13
LID551#32
3 4
LID-SWITCH
2
C C
INT_BLON8
INT_BLON
Q11
2N7002
3
1
R308 100K_4
1 2
4
+3VALW +3VRUN
R309
100K_4
BAS316
D11
21
2
3
CN3
3031 29
32
28 27 26 25 24 23 22 21 20 19
LCD_CON30
18 17 16 15 14 13 12 11 10
9 8 7 6 5 4 3 2 1
R65
4.7K_4
DISPON
3
Q37 2N7002
1
Item61
EDIDCLK EDIDDATA
INT_TXLCLKOUT+ INT_TXLCLKOUT-
INT_TXLOUT2+ INT_TXLOUT2-
INT_TXLOUT1+ INT_TXLOUT1-
INT_TXLOUT0+ INT_TXLOUT0-
DISPON
LCD3V
LCDID1 LCDID0
2
INT_TXLCLKOUT+ 8
C84
.1U/10V_4
INT_TXLCLKOUT- 8 INT_TXLOUT2+ 8
INT_TXLOUT2- 8 INT_TXLOUT1+ 8
INT_TXLOUT1- 8 INT_TXLOUT0+ 8
INT_TXLOUT0- 8
BRIGHT 32 LCDID1 13 LCDID0 13
EEDID_3V
Item102
4.7U/25V-1210
+3VRUN
C85
1000P_4
R75 10K-0402
LCDID0 LCDID1
C89
1
VIN
+3VRUN
R73 10K-0402
EC_FPBACK#32
I_EDIDCLK8
B B
I_EDIDDATA8
+2_5VRUN +3VRUN
R329
2
INT_DISP_ON8
A A
5
INT_DISP_ON
1
Q42 2N7002
Item61
EC_FPBACK#
3
4
10K-0402
1 2
3
Q57 2N7002
2
1
C128 .1U/10V_4
+3VRUN
R328
*0_4_NC
U20
6
IN
4
IN
3
ON/OFF
AAT4280_3
TRACE 80MIL
3
OUT GND GND
LCD3V_1 LCD3V
1
C127
2
.1U/10V_4
5
L21 0_8
C129 T10U/10V
C98 .1U/10V_4
2
C100 .01U/16V_4
C111 T10U/10V
Size Document Number Rev
Date: Sheet
+2_5VRUN +2_5VRUN
R322
2.2K_4
1
R320
2.2K_4
1
+2_5VRUN
+2_5VRUN +3VRUN
PROJECT : ED2
Quanta Computer Inc.
LCD Connector
2
2
+3VRUN
R323
2.2K_4
18 38Friday, October 22, 2004
EDIDCLK
R321
2.2K_4
EDIDDATA
of
C2A
3
Q392N7002
3
Q382N7002
1
A
4 4
B
SUSLED_BLUE#32
SUSLED_AMBER#32
SUSLED_BLUE#
+5VSUS
SUSLED_AMBER#
+5VSUS
R446 10K_6
R447 200_6
R448 10K_6
R449 200_6
Q35
PDTC144EU
Q36
PDTC144EU
C
PDTC144EU
PDTC144EU
D
2
Q58
2
13
Q56
2
13
13
SUS_BLUE#
2
13
SUS_AMBER#
Item57
E
Item59
PAD25
1
*SU-27_NC
PAD1
1
*SU-27_NC PAD5
1
*SU-27_NC PAD30
1
*SU-27_NC PAD7
1
*SU-27_NC
2 2
+5VRUN
Q23 2N7002
Q24 2N7002
R300 10K_4
3
3
R171 0_4
Item98
VGA_RED31 VGA_GRN31 VGA_BLU31
+2_5VRUN
+5VRUN
R179
2.2K_4
+5VRUN
R178
2.2K_4
CN5
3800-12
1
1314 2 3 4 5 6 7 8 9 10 11 12
+3VRUN
C218
12
.1U/10V_4
3 3
2 2
HOLE19 *H-C315I150D110P2
INT_VSYNC8
INT_HSYNC8
INT_DDCCLK8
INT_DDCDAT8
HOLE11 *H-TC8BC9I3_8D2_8P2
VGA_HSYNC
VGA_VSYNC
*H-TS9BS8I3_8D2_8P2 HOLE15
2 4
2 4
U26
AHCT1G125DCH
1
5
1
5
U24
AHCT1G125DCH
HOLE2
*H-C354I150D110P2
R453 39
R167 1K-0402
1 2
R454 39
HOLE3 *H-C315I150D110P2
Item84
12
12
+2_5VRUN
HOLE23
*H-C315I150D110P2
R180
2.2K_4
PR_VSYNC31 PR_HSYNC31 PR_DDCCLK31 PR_DDCDAT31 M_SEN#12,31
R175
2.2K_4
1
1
TV-Board fixing Nut
1
HOLE20 *H-C315I150D110P2
1
HOLE4 *H-C315I150D110P2
1
HOLE16 *H-C315I150D110P2
1
HOLE17 *H-C315I150D110P2
1
HOLE12 *H-C315I150D110P2
1
HOLE22 *H-C315I150D110P2
HOLE8 *H-C315I150D110P2
1
HOLE5 *H-C315I150D110P2
1
PAD6
*SU-27_NC PAD28
*SU-27_NC PAD26
*SU-27_NC
PAD23
*SU-27_NC PAD3
*SU-27_NC
PAD8
*SU-27_NC
PAD29
*SU-27_NC PAD24
*SU-27_NC
PAD4
1
1
1
1
1
1
1
1
1
*SU-27_NC
PAD2
1
*SU-27_NC
PAD9
1
*SU-27_NC
1
1
1
1
1
1
CPU SOCKET
1 1
HOLE14 *H-C315I150D110P2
1
HOLE13 *H-C315I150D110P2
1
A
HOLE10 *H-C315I150D110P2
1
HOLE21 *H-C315I150D110P2
1
HOLE18 *H-C315I150D110P2
1
B
HOLE1 *H-C315I150D110P2
1
HOLE6 H-C236D157P2
1
HOLE7 H-C236D157P2
1
C
HOLE9 H-C236D157P2
1
Size Document Number Rev
CRT & TV Connector
D
Date: Sheet
PROJECT : ED2
Quanta Computer Inc.
of
19 38Friday, October 22, 2004
E
C2A
1
2
3
4
5
6
7
8
PATA HDD
C221 .1U/16V_6
BLM18PG121SN
5
HDD_CON
44 42 40 38 36 34 32 30 28 26 24 22 20 18 16 14 12 10 8 6 4 2
CN19
C220 1000P_4
CN25
1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49
515152
CON50_LP
52
43 41 39 37 35 33 31 29 27 25 23 21 19 17 15 13 11
9 7 5 3 1
2 4 6
8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50
12
C215
4.7U_10V
PDD8 PDD9 PDD10 PDD11 PDD12 PDD13
PDD15PDD0
CSEL1
PDIAG#
PDA2 PDCS3#
*10U_10V_NC
PDD8 PDD9 PDD10 PDD11 PDD12 PDD13 PDD14
PDD15 PDDREQ PDIOR#
PDDACK# PDIAG#
PDA2
PDCS3#
C385 .1U/10V_4
POP FOR MASTER
R187
1 2
470_4
+5VHDD
C214
C384 1000P_4
6
RST_HDD#13
PLTRST#8,12,13,31,32
C386 1000P_4
PDD[0..15]
PDCS1# PDCS3# PDA0 PDA1 PDA2 PDIOR#PDD14 PDIOW# PIORDY
IRQ14 PDDREQ PDDACK#
R182
1 2
*5.6K_NC
R191 0_4
R190 *0_4_NC
+5VODD
C387 150U/6.3V_7
Size Document Number Rev
Date: Sheet
Quanta Computer Inc.
HDD & CDROM Connector
7
PDD[0..15] 12 PDCS1# 12
PDCS3# 12 PDA0 12 PDA1 12 PDA2 12 PDIOR# 12 PDIOW# 12 PIORDY 12 IRQ14 12 PDDREQ 12 PDDACK# 12
PDDREQ
+3VRUN +5VRUN
2
1 3
Q27
DTC144EU
PROJECT : ED2
R192 10K-0402
-IDERST
of
20 38F riday, October 22, 2004
8
C2A
SATA HDD
CN20
A A
B B
22 21 20 19 18 17 16 15 14 13 12 11 10
9 8
7 6 5 4
SATA
3 2 1
*SUYIN-200138_HDD
SATA_TXP0
SATA_TXN0
SATA_RXN0 SATA_RXP0
+5VHDD
+3VHDD
+5VHDD
+3VHDD
C435 *3900P C436 *3900P
Item58
L29
L31
1 2 1 2
+5VHDD
1.5A
BLM18PG181SN1
BLM18PG181SN1
12
12
SATA_RXP0_C 12 SATA_RXN0_C 12 SATA_RXN0 12
SATA_RXP0 12
+5VRUN
+3VRUN
Item58
R186
4.7K_4
HDDLED#12,24
+3VRUN
1 2
+5VHDD
-IDERST PDD7 PDD6 PDD5 PDD4 PDD3 PDD2 PDD1
PDDREQ PDIOW# PDIOR# PIORDY PDDACK# IRQ14 PDA1 PDA0 PDCS1# HDDLED#
R174
510
1 2
ODD
ICH_GPO1913
C C
D D
1
R410 0_4
1
2
2N7002
Q48
3
2
3
Q49 2N7002
2
R409 10K-0402
1
Item22
-IDERST
HDDLED#CDLED#
1 2
R281
510
CDLED#
Item82
CDLED#24
+5VODD
NC FOR SLAVE
PDD7 PDD6 PDD5 PDD4 PDD3 PDD2 PDD1 PDD0
PDIOW# PIORDY IRQ14 PDA1 PDA0 PDCS1#
+5VODD
RCSEL
R282 *470_NC
1 2
+5VODD +5VRUN
L37
2.0A
3
4
8
D D
AD[0..31]12,24,25
if -VR_EN pull-low , VR_PORT an d VDP LL_15 will be 1 .5V outpin.
C C
C/BE0#12,24,25 C/BE1#12,24,25
C/BE2#12,24,25 C/BE3#12,24,25
PCLK_PCM17
B B
PCMSPK28
+3VSUS
LPCPD#13,31
C326 *10P_4
PAR12,24,25 SERR#12,24,25 PERR#12,24,25
STOP#12,24,25 IRDY#12,24,25 TRDY#12,24,25
PCIRST#12,24,25
DEVSEL#12,24,25 FRAME#12,24,25
GNT1#12
PME#12 ,24,25,31
+3VSUS
R368 10K-0603
R376 10K-0402
R371 *0_NC
AD17
2 1
1 2
7
AD[0..31]
C/BE0# C/BE1# C/BE2# C/BE3#
R259 100/F
R246 *68_4
PAR SERR# PERR# STOP# IRDY# TRDY# PCIRST# DEVSEL# FRAME#
D22
1SS355
AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 AD8 AD9 AD10 AD11 AD12 AD13 AD14 AD15 AD16 AD17 AD18 AD19 AD20 AD21 AD22 AD23 AD24 AD25 AD26 AD27 AD28 AD29 AD30 AD31
W13
W12
W11
N11 U12 V12
R11 U11 V11 N10 R10 U10 V10
N9 R9 U9
V9 R7 U6
V6 W6
P6 R6 U5
V5
V4 U4
V3 W2 U3
V2
V1 U2
W9 W7 W4
W5
P5
P9 U8
V8 W8 U7 R8 R3 N8
V7
T2 U1
T3
L7 R2
U27A
AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 AD8 AD9 AD10 AD11 AD12 AD13 AD14 AD15 AD16 AD17 AD18 AD19 AD20 AD21 AD22 AD23 AD24 AD25 AD26 AD27 AD28 AD29 AD30 AD31
C/BE0# C/BE1# C/BE2# C/BE3#
IDSEL PCLK PAR
SERR# PERR# STOP# IRDY# TRDY# PRST# DEVSEL# FRAME# GNT# REQ#
RIOUT#/PME# SPKROUT SUSPEND#
PCI7411
6
PCI BUS
CORE LOGIC
Multifunction& Miscellaneous
VCCP0 VCCP1
VR_EN#
VR_PORT0 VR_PORT1
VCC0 VCC1 VCC2 VCC3 VCC4 VCC5 VCC6 VCC7 VCC8
VCC9 VCC10 VCC11 VCC12 VCC13
GND0
GND1
GND2
GND3
PWR
GND4
GND5
GND6
GND7
GND8
GND9 GND10 GND11 GND12 GND13 GND14 GND15
DATA
CLOCK
LATCH
GRST#
MFUNC0 MFUNC1 MFUNC2 MFUNC3 MFUNC4 MFUNC5 MFUNC6
+3VSUS
W3 W10
H2 H1
M19
H8 H9 H10 H11 H12 J8 J12 K8 K12 M7 M9 M10 M12 N7
G7 G8 G13 H13 J9 J10 J11 K9 K10 K11 L8 L9 L10 L11 L12 M8
N1 L6 N2
T1
N3 M5 P1 P2 P3 N5 R1
C451 .1U/10V_4 C461 .1U/10V_4
R372 0_4
+3VSUS
1 2
R441
SKTAPCLKR
C460 *10P_6_NC
5
C465 .1U/10V_4 C250 .1U/10V_4
C338 .1U/10V_4 C459 .1U/10V_4 C462 .1U/10V_4 C456 .1U/10V_4 C452 .1U/10V_4 C449 .1U/10V_4 C464 .1U/10V_4 C315 .1U/10V_4 C457 .1U/10V_4 C342 .1U/10V_4 C450 .1U/10V_4 C458 .1U/10V_4 C447 .1U/10V_4 C453 .1U/10V_4
TPSDATA 22 TPSCLOCK 22 TPSLATCH 22
GRST#
*0_NC
PCIRST#
PIRQA# 12,25 PIRQC# 12 PIRQD# 12,24 SERIRQ 12,13,24,31,32 PLOCK# 12 CARD_LED 22,24
R270 10K-0603
R365 10_4
+3VSUS
+3VSUS
R450 100K
2 1
C547
0.22U
4
Item53
D25 *1 SS355_NC
GRST#_7411 32
IOPJ2-7 of NS97551 have internally weak pull up
CCLK 22
Item74
3
U27B
P19
B_D3/B_CAD0
P17
B_D4/B_CAD1
P18
B_D11/B_CAD2
M13
B_D5/B_CAD3
N15
B_D12/B_CAD4
N18
B_D6/B_CAD5
N19
B_D13/B_CAD6
M15
B_D7/B_CAD7
M14
B_D15/B_CAD8
M17
B_A10/B_CAD9
L19
B_CE2#/B_CAD10
L18
B_OE#/B_CAD11
L17
B_A11/B_CAD12
L15
B_IORD#/B_CAD13
K18
B_A9/B_CAD14
L13
B_IOWR#/B_CAD15
K17
B_A17/B_CAD16
G17
B_A24/B_CAD17
H15
B_A7/B_CAD18
H14
B_A25/B_CAD19
F18
B_A6/B_CAD20
G15
B_A5/B_CAD21
E19
B_A4/B_CAD22
E17
B_A3/B_CAD23
D18
B_A2/B_CAD24
C19
B_A1/B_CAD25
D17
B_A0/B_CAD26
C16
B_D0/B_CAD27
A17
B_D8/B_CAD28
B16
B_D1/B_CAD29
A16
B_D9/B_CAD30
B15
B_D10/B_CAD31
M18
B_CE1#/B_CCBE0#
K14
B_A8/B_CCBE1#
G18
B_A12/B_CCBE2#
F15
B_REG#/B_CCBE3#
H18
B_A16/B_CCLK
G19
B_A23/B_CFRAME#
J13
B_A15/B_CIRDY#
H17
B_A22/B_CTRDY#
H19
B_A21/B_CDEVSEL#
J17
B_A20/B_CSTOP#
K13
B_A13/B_CPAR
J18
B_A14/B_CPERR#
B18
B_WAIT#/B_CSERR#
E18
B_INPACK#/B_CREQ#
J15
B_WE#/B_CGNT#
B19
B_READY/B_CINT#
J19
B_A19/B_CBLOCK#
A18
B_WP/B_CCLKRUN#
F17
B_RESET/B_CRST#
N17
B_D14/B_CRSV
K15
B_A18/B_CRSV
C18
B_VS1#/B_CVS1
F19
B_VS2#/B_CVS2
N13
B_CD1#/B_CCD1#
B17
B_CD2#/B_CCD2#
C17
B_BVD2/B_CAUDIO
F14
B_BVD1/B_CSTSCHG
A15
B_D2/B_CRSV
D19
VCCB0
K19
VCCB1
PCI7411
2
A_D3/CAD0 A_D4/CAD1
A_D11/CAD2
A_D5/CAD3
A_D12/CAD4
A_D6/CAD5
A_D13/CAD6
A_D7/CAD7 A_D15/CAD8 A_A10/CAD9
A_CE2#/CAD10
A_OE#/CAD11 A_A11/CAD12
A_IORD#/CAD13
A_A9/CAD14
A_IOWR#/CAD15
A_A17/CAD16 A_A24/CAD17
A_A7/CAD18
A_A25/CAD19
A_A6/CAD20 A_A5/CAD21 A_A4/CAD22 A_A3/CAD23 A_A2/CAD24 A_A1/CAD25 A_A0/CAD26 A_D0/CAD27 A_D8/CAD28 A_D1/CAD29 A_D9/CAD30
A_D10/CAD31
A_CE1#/CCBE0#
A_A8/CCBE1#
A_A12/CCBE2#
A_REG#/CCBE3#
A_A16/CCLK
A_A23/CFRAME#
A_A15/CIRDY#
A_A22/CTRDY#
A_A21/CDEVSEL#
A_A20/CSTOP#
A_A13/CPAR
A_A14/CPERR#
A_WAIT#/CSERR#
A_INPACK#/CREQ#
PC CARD / CARD BUS INTERFACE
A_WE#/CGNT# A_READY/CINT# A_A19/CBLOCK#
A_WP/CCLKRUN#
A_RESET/CRST#
A_D14/CRSV
A_A18/CRSV A_VS1#/CVS1 A_VS2#/CVS2
A_CD1#/CCD1# A_CD2#/CCD2#
A_BVD2/CAUDIO
A_BVD1/CSTSCHG
A_D2/CRSV
VCCA0 VCCA1
E14 B14 A14 E13 C14 A13 F12 C13 E12 A12 B12 C12 B11 C11 G11 E11 A10 A7 B7 C7 G9 B6 C6 B5 E6 A4 B4 B1 C2 D3 C1 D1
G12 B10 F9 C5
E9 C8 B8 A8 C9 A9 G10 F10 B3 E7 B9 C4 E10 C3 A6 B13 C10 A3 E8 C15 E5 A2 B2
D2
A5 A11
+3VSUS
SKTAPCLKR
1
CAD0 22 CAD1 22 CAD2 22 CAD3 22 CAD4 22 CAD5 22 CAD6 22 CAD7 22 CAD8 22 CAD9 22 CAD10 22 CAD11 22 CAD12 22 CAD13 22 CAD14 22 CAD15 22 CAD16 22 CAD17 22 CAD18 22 CAD19 22 CAD20 22 CAD21 22 CAD22 22 CAD23 22 CAD24 22 CAD25 22 CAD26 22 CAD27 22 CAD28 22 CAD29 22 CAD30 22 CAD31 22
CCBE0# 22 CCBE1# 22 CCBE2# 22 CCBE3# 22
CFRAME# 22 CIRDY# 22 CTRDY# 22 CDEVSEL# 22 CSTOP# 22 CPAR 22 CPERR# 22 CSERR# 22 CREQ# 22 CGNT# 22 CINT# 22 CBLOCK# 22 CCLKRUN# 22 CRST# 22 A_D14/CRSV 22 A_A18/CRSV 22 CVS1 22REQ1#12 CVS2 22 CCD1# 22 CCD2# 22 CAUDIO 22 CSTSCHG 22
A_D2/CRSV 22
CB1 .1U/10V_4 CB2 .1U/10V_4
A A
8
7
6
5
GRST#
4
GRST# 22
Size Document Number Rev
PCMCIA TI7411
3
Date: Sheet
PROJECT : ED2
Quanta Computer Inc.
2
C2A
of
21 38Friday, October 22, 2004
1
8
7
6
5
4
3
2
1
PCMCIA SOCKET
CN4
1
GND
CAD021 CAD121 CAD321
CAD521
CAD721
CCBE0#21
CAD921
D D
C C
B B
CAD1121 CAD1221 CAD1421
CCBE1#21
CPAR21
CPERR#21
CGNT#21
CINT#21
VCCCB
VPPCB
CCLK21 CIRDY#21 CCBE2#21
CAD1821
CAD2021
CAD2121
CAD2221
CAD2321
CAD2421
CAD2521
CAD2621
CAD2721
CAD2921
A_D2/CRSV21 CCLKRUN#21
CCD1#21
CAD221
CAD421
CAD621
A_D14/CRSV21
CAD821
CAD1021
CVS121 CAD1321 CAD1521 CAD1621
A_A18/CRSV21
CBLOCK#21
CSTOP#21
CDEVSEL#21
VCCCB
VPPCB
CTRDY#21
CFRAME#21
CAD1721 CAD1921
CVS221 CRST#21
CSERR#21
CREQ#21
CCBE3#21
CAUDIO21
CSTSCHG21
CAD2821 CAD3021 CAD3121
CCD2#21
2
D3 - CAD0
3
D4 - CAD1
4
D5 - CAD3
5
D6 - CAD5
6
D7 - CAD7
7
CE1- CCBE0
8
A10- CAD9
9
OE - CAD11
10
A11- CAD12
11
A9 - CAD14
12
A8 - CCBE1
13
A13- CPAR
14
A14- CPERR
15
WE/PGM - CGNT
16
RDY/BSY,IRQ*INT
17
VCC
18
VPP1
19
A16- CCLK
20
A15- CIRDY
21
A12- CCBE2
22
A7 - CAD18
23
A6 - CAD20
24
A5 - CAD21
25
A4 - CAD22
26
A3 - CAD23
27
A2 - CAD24
28
A1 - CAD25
29
A0 - CAD26
30
D0 - CAD27
31
D1 - CAD29
32
D2 - RFU
33
WP,IOIS16-CKRUN
34
GND
35
GND
36
CD1- CCD1
37
D11- CAD2
38
D12- CAD4
39
D13- CAD6
40
D14- RFU
41
D15- CAD8
42
CE2- CAD10
43
RFSH,VS*1-CVS1
44
IORD-CAD13
45
IOWR-CAD15
46
A17- CAD16
47
A18- RFU
48
A19- CBLOCK
49
A20- CSTOP
50
A21- CDEVSEL
51
VCC
52
VPP2
53
A22- CTRDY
54
A23- CFRAME
55
A24- CAD17
56
A25- CAD19
57
NC - CVS2
58
RESET-CRST
59
WAIT-CSERR
60
INPACK-CREQ
61
REG- CCBE3
62
BVD2,SP-CAUDIO
63
BVD1,STSCHG-C*
64
D8 - CAD28
65
D9 - CAD30
66
D10- CAD31
67
CD2- CCD2
68
GND
SANTA-1306-68P
GND69GND70GND71GND72GND73GND
74
Item74
Item74
Flash Media Layout Guidelines:
1. Signal traces should be 60 Ohm +/- 10%.
2. All signal traces should be routed with equal propagation delay, and with trace lengths as short as practical.
3. A 56 Ohm damping resistor for MS_CLK and SD_CLK should be placed near the PCI7411 source.
IRLML5103
Rds(on)=0.6
Q46
+3VSUS
+3VSUS
CARD_LED21,24
R387 8.2K
MC_CTRL0#
-SDCD
-SMCD
IRLML5103
1
2
Q47 *IRLML5103
1
2
Item74
+3VSUS
Item74
+5VSUS
VPPCB VCCCB
7
TPSDATA TPSCLOCK TPSLATCH
TPSDATA21 TPSCLOCK21 TPSLATCH21
Item74
A A
8
GRST#21
U21
1
5V_0
2
5V_1
3
DATA
4
CLOCK
5
LATCH
6
NC_1
7
12V_0
8
AVPP/AVCORE
9
AVCC0
10
AVCC1
11
GND
12
RESET#
5V_2 NC_4 NC_3
SHDN#
12V_1
BVPP/BVCORE
BVCC1 BVCC0
NC_2
OC#
3.3VIN0
3.3VIN1
NC_5
TPS2220A (DB)
25
6
24 23 22 21 20 19 18 17 16 15 14 13
4.7U/10V_8
C145
10U_6.3V_8
C180
C178
.1U/10V_4
C181
10U_6.3V_8
5
+5VSUS
C144
4.7U/10V_8
C179 .1U/10V_4
+3VSUS
C488 4.7U/10V_8 C491 .1U/10V_4
Item74
Item74
4
MC_PWR_CTR low active(default) , or change register to high active
3
C511
.1U/10V_4
3
21
D23 *1SS355
MSCLK/SDCLK/-SMELWP
MB_VCC
C503
R397
10U_6.3V_8
*100K_NC
+3VSUS
21
TI Erratum
D24 *1SS355
-SDCD MS/SD/SM D2 MS/SD/SM D3 MSBS/SDCMD/-SMWE
MSCLK/SDCLK/-SMELWP MS/SD/SM D0
MS/SD/SM D1 SD_WP/-SMCE
MSCLK/SDCLK/-SMELWP MS/SD/SM D3
-MSCD MS/SD/SM D2 MS/SD/SM D0 MS/SD/SM D1 MSBS/SDCMD/-SMWE
MC_CTRL0#
T68
-MSCD
-SDCD
-SMCD
R375 33_4
Item74
MSCLK/SDCLK/-SMELWP_PCI7411
MSBS/SDCMD/-SMWE MS/SD/SM D3 MS/SD/SM D2 MS/SD/SM D1 MS/SD/SM D0
SM_RE# SM_ALE
SM_D4 SM_D5 SM_D6 SM_D7 SD_WP/-SMCE
SM_CLE/SC_GPIO0 SM_R/B#/SC_RFU
R217 10K-0603
+5VSUS
T79 T130 T75 T78
T69 T77
T131
SC_VCC5V
Item74
4 IN1 CARD READER (XD,MMC/SD,MS)
MB_VCC MB_VCC
3
CN10
1
CD_SD
2
DAT2_SD
3
CD/DAT3_SD
4
CMD_SD
5
VSS_SD
6
VDD_SD
7
CLK_SD
8
VSS_SD
9
DAT0_SD
10
DAT1_SD
11
WP_SD
12
VSS_MS
13
VCC_MS
14
SCLK_MS
15
RESERVE_MS
16
INS_MS
17
RESERVE_MS
18
SDIO_MS
19
RESERVE_MS
20
BS_MS
21
VSS_MS
22
GND
MSX039-X0-0X00
Size Document Number Rev
PCMCIA Socket & 4-IN-1
Date: Sheet
U27C
F1
MC_PWR_CTRL_0
F2
MC_PWR_CTRL_1
F5
MS_CD#
E3
SD_CD#
F6
SM_CD#
G5
MS_CLK//SD_CLK//SM_EL_WP#
F3
MS_BS//SD_CMD//SM_WE#
H5
MS_DATA3//SD_DAT3//SM_D3
G3
MS_DATA2//SD_DAT2//SM_D2
G2
MS_DATA1//SD_DAT1//SM_D1
G1
MS_SDIO(DATA0)//SD_DAT0//SM_D0
J5
SM_RE#
J3
SM_ALE
H3
SM_D4
J6
SM_D5
J1
SM_D6
J2
SM_D7
H7
SD_WP//SM_CE#
Six For 1 Card
SM_CLE//SC_GPIO0 SM_R/B#//SC_RFU SM_PHYS_WP#//SC_FCB
SC_PWR_CTRL SC_CD# SC_CLK
SC_RST SC_DATA
SC_OC# SC_VCC_5V
PCI7411
C141 *10P_4_NC C142 *10P_4_NC C143 *10P_4_NC
C134 .1U/10V_4 C133 .1U/10V_4 C132 10U_6.3V_8
C135 .1U/10V_4 C136 10U_6.3V_8
SM_D7 SM_D6 SM_D5 SM_D4 MS/SD/SM D3 MS/SD/SM D2 MS/SD/SM D1 MS/SD/SM D0
MSCLK/SDCLK/-SMELWP MSBS/SDCMD/-SMWE SM_ALE SM_CLE/SC_GPIO0 SD_WP/-SMCE SM_RE# SM_R/B#/SC_RFU
-SMCD
VCC
VCC_XD
D7_XD D6_XD D5_XD D4_XD D3_XD D2_XD D1_XD D0_XD
GND_XD
-WP_XD
-WE_XD ALE_XD CLE_XD
-CE_XD
-RE_XD
R/-B_XD
GND_XD
GND GND
J7 K1 K2
L5 L2 K5
K3 L1
L3 K7
TPSDATA TPSCLOCK TPSLATCH
VCCCB
VPPCB
43
41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 42
PROJECT : ED2
Quanta Computer Inc.
2
C2A
of
22 38Friday, October 22, 2004
1
1
A A
2
U27D
1394(FIREWIRE)
3
P15
CNA
M11
CPS
T119
4
Item60
5
C255 *5.6P_NC
C273 *5.6P_NC
C445 *5.6P_NC
6
C448 *5.6P_NC
L1394_TPA0+ L1394_TPA0­L1394_TPB0+ L1394_TPB0-
Item60
7
8
TPA0+
PHY PORT 0
BIAS CURRENT
TPA0-
TPB0+
TPB0-
TPBIAS0
R0 R1
XO
CRYSTAL
B B
EEPROM BUS
PHY PORT 1
POWER CLASS
C C
T52 T51
R362 220_6
W17
T19 P12
NC RSVD TEST0
SDA
SCL
TPA1+
TPA1-
TPB1+
TPB1-
TPBIAS1
PC0 PC1 PC2
VDPLL_15
VDPLL_33
AVDD0 AVDD1 AVDD2
XI
-1394TPA0
W15
+1394TPB0
V14
-1394TPB0
W14
1394BIAS0
U15
1394_R0
U18
1394_R1
U19 R19
R18
M2 M3
V18 W18 V16 W16 U17
R12 U13 V13
T18
V19
R13 R14 V17
1394X1-10MIL
6X24500018
1394X2-10MIL
1394_SDATA 1394_SCLK
+1394TPA1
-1394TPA1 +1394TPB1
-1394TPB1 1394BIAS1
PC0
PC1 PC2
C249 .1U/10V_4
VDPLL-33
Y4
R359 56.2/F_6 R358 56.2/F_6 R215 56.2/F_6 R214 56.2/F_6
R364 *0_4_NC R366 0_4 R239 *0_4_NC R238 0_4 R244 *0_4_NC R243 0_4
1 2
C444 .1U/10V_4 C441 .1U/10V_4 C454 .1U/10V_4
+1394TPA0
V15
R224 56.2/F_6 R235 56.2/F_6 R357 56.2/F_6 R363 56.2/F_6
R216 6.34K/F_6
C443 12P_4
24.576MHz
C440 12P_4
R369 2.7K_4 R373 2.7K_4 R370 *220_4_NC R374 *220_4_NC
L35
0_8
+3VSUS
10MIL
C442 1U/10V_6
R213 5.11K/F_6 C245 220P_6
+3VSUS +3VSUS +3VSUS
C278 1U/10V_6
R348 5.11K/F_6 C455 220P_6
+3VSUS
L1394_TPA0-
L1394_TPB0+ L1394_TPB0-
1394_SCLK 1394_SDATA
3 4
3 4
U28
6
SCL
5
SDA
7
WP
NM24C02
L3 PLW3216S900SQ2T1
<PN>
12
12
34
12
12
34
L4 PLW3216S900SQ2T1
<PN>
1
A0
2
A1
3
A2
8
VCC
4
GND
F_TPA0PL1394_TPA0+ F_TPA0N
F_TPB0P F_TPB0N
+3VSUS
C361
.1U/10V_4
J1 020115FB004S504ZL
5 4 3 2 1 6
R220 4.7K_4
AGND0 AGND1 AGND2
R17
N12 U14 U16 P14 T17
+3VSUS
C251 .1U/10V_4
C246 10U_6.3V_8
Size Docu me n t Number Rev
PROJECT : ED2
Quanta Computer Inc.
IEEE1394
Date : Sheet
6
7
23 38Friday, October 22, 2004
of
8
C2A
C446 100P_4
4
5
T74 T73
D D
Item66
TI_FLASH_48M17
C463
*2.2P_4
R367
*68_4
1
E2 E1
M1
A_USB_EN# B_USB_EN#
CLK_48
PCI7411
2
PHY_TEST_MA
3
VSSPLL0 VSSPLL1
1
A A
ID Select : AD19 Interrupt Pin : I N T B# , INTD# Request Indicate : REQ2# Grant Indicate : GNT2#
RF_EN32 PIRQD#12,21
C225 *10P_4
PCLK_MINI17
REQ2#12
AD3112,21,25 AD2912,21,25
AD2712,21,25 AD2512,21,25
C/BE3#12,21,25
AD2312,21,25
B B
C C
D D
AD2112,21,25 AD1912,21,25
AD1712,21,25 C/BE2#12,21,25 IRDY#12,21,25
CLKRUN#12,25,31,32
SERR#12,21,25
PERR#12,21,25
C/BE1#12,21,25
AD1412,21,25
AD1212,21,25
AD1012,21,25
AD812,21,25 AD712,21,25
AD512,21,25 AD312,21,25 AD112,21,25
1
D16 BAS316
R188 *22_4
C/BE3#
C/BE2# IRDY#
SERR# PERR#
C/BE1#
+5VRUN
+5VRUN
RF_LED
21
PME#1 2,21,25,31
1 3 5 7
9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 73 75 77 79 81 83 85 87 89 91 93 95 97 99
101 103 105 107 109 111 113 115 117 119 121 123
2
CN22
TIP LAN1 LAN3 LAN5 LAN7 LED_GP LED_GN NC1
-INTB +3V R(IRQ3) GND PCICLK GND
-REQ +3V AD31 AD29 GND AD27 AD25 (V)
-CBE3 AD23 GND AD21 AD19 GND AD17
-CBE2
-IRDY +3V
-CLKRUN
-SERR GND
-PERR
-CBE1 AD14 GND AD12 AD10 GND AD8 AD7 +3V AD5 (V) AD3 +5V AD1 GND SYNC SDIN0 BITCLK
-AC_PRIMARY BEEP AGND +MIC
-MIC AGND
-RI +5VA
3
Q28
2N7002
1
2
3
2
RING LAN2 LAN4 LAN6 LAN8
LED_YP
LED_YN
NC2 +5V
-INTA R(IRQ4) +3VAUX
-RST +3V
-GNT
GND
-PME
(V)
AD30
+3V
AD28 AD26 AD24
IDSEL
GND AD22 AD20
PAR AD18 AD16
GND
-FRAME
-TRDY
-STOP +3V
-DEVSEL GND
AD15 AD13 AD11
GND
AD9
-CBE0 +3V AD6 AD4 AD2 AD0
(V)
SERIRQ
GND
M66EN
SDOUT
SDIN1
-RESET
-MPCICACK AGND +SPK
-SPK
AGND
NC4
+3VAUX
GND
GND
MINIPCI_TYPE_III
125
126
+3V_S5
R195
4.7K_6
2
3
Q29 2N7002
2
1
4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 74 76 78 80 82 84 86 88 90 92 94 96 98 100 102 104 106 108 110 112 114 116 118 120 122 124
R194
10K-0603
MINI_PME#
+3VRUN+3VRUN
R193 150/F_4
+3VSUS
+5VRUN
+3V_S5
MINI_PME#
AD20 PAR
FRAME# TRDY# STOP#
DEVSEL#
C/BE0#
3
MINI-PCI
PIRQB# 12
PCIRST# 12,21,25
GNT2# 12
AD30 12,21,25 AD28 12,21,25
AD26 12,21,25 AD24 12,21,25
AD22 12,21,25 AD20 12,21,25
PAR 12,21,25 AD18 12,21,25 AD16 12,21,25
FRAME# 12,21,25 TRDY# 12,21,25 STOP# 1 2,21,25
DEVSEL# 12,21,25 AD15 12,21,25
AD13 12,21,25 AD11 12,21,25
AD9 12,21,25 C/BE0# 1 2, 21,25
AD6 12,21,25
AD4 12,21,25
AD2 12,21,25
AD0 12,21,25
SERIRQ 12,13,21,31, 32
AD19
4
+5VRUN
12
Item51
PWR_BLUE#32
PWR_AMBER#32
RF_LED
Item44
BATLED_BLUE#32
BATLED_AMBER#32
4
C402
.1U/10V_4
R302
1K-0402
BT_LED
R1 *1K-0402
CAPSLED#32
SCROLED#32
NUMLED#32 CARD_LED21,22
Item51
R303
1K-0402
HDDLED#12,20 CDLED#20
2
3
4
+5VRUN
PDTC144EU
PDTC144EU
U4 TPS2062
IN
GND
OUT1
EN1#
OC1# OUT2
EN2#
OC2#
150U/6.3V_7
Each channel is
1A
U1
4
EN# VCC3VOUT
2
VCC
1
GND
*G528
+3VSUS
2
PDTC144EU
1 3
+3VSUS
2
1 3
2
PDTC144EU
1 3
2
1 3
Q25
PDTC144EU
+3VALW
2
1 3
+3VALW
2
1 3
Q21
+3VRUN
2
1 3
+3VRUN
2
1 3
+3VRUN
2
1 3
2
1 3
Q22
PDTC144EU
1
7 8
6 5
C11
OC#
VOUT VOUT
*.01U/16V_4
Q50
Q51 PDTC144EU
Q26
Q20
Q7 PDTC144EU
Q9 PDTC144EU
Q12 PDTC144EU
5
12
C8
+
.01U/16V_4
5 6 7 8
C5
C2
*150U/6.3V_7
LED1 LED_BLUE/ORANGE
3 1
LED8 LED_BLUE/ORANGE
3 1
LED6 LED_BLUE/ORANGE
3 1
LED2 LED_BLUE/ORANGE
3 1
LED3 BLUE_LED
LED4 BLUE_LED
LED5 BLUE_LED
LED7 BLUE_LED
5
C403
150U/6.3V_7
24
Item37
24
24
Item44
24
6
12
+
.01U/16V_4
USBOC4# 13
USBPWR4
USBPWR0
USBPWR1
C401
USBOC0# 13
USBOC1# 13
TV Board R3 ,R4 need to change BOM to 150ohm
TV_Y/G8
TV_C/R8
OPTION (DOCKING ON OR S-VEDIO Board ON)
R6 200_6 R411 200_6
R334 200_6 R333 200_6
R17 200_6 R20 200_6
R23 200_6
R44 200_6
R52 200_6
R147 200_6
R101
R100
+5VSUS +5VSUS
+5VRUN
Orange Forward Voltage 2.0~2.4 Blue Forward Voltage 3.4~3.8 DC Forward Current 20mA
+5VALW
470
12
470
12
+5VRUN
BLUE_LED Forward Voltage 2.8~3.05 DC Forward Current 20mA
6
7
USBPWR0
USBP0-13
USBP0+13
USBPWR1
USBP1-13 USBP1+13
CN1
1
10
2
9
3
8
TV_Y/G
7
TV_C/R
VIN
4
6 5
*2940-010
R258 1M
BT_PWRON#32
BT_USBP3+13 BT_USBP3-13
SW7IT-1188E
3 1
5
6
NBSWON#32
BT1#32
Size Docum e n t N u mb er Re v
Date: Sheet
7
L1 BLM21PG600SN1
DLW21HN900SQ2L
1
2
4 3
CML1
L2 BLM21PG600SN1
DLW21HN900SQ2L
1
2
4 3
CML2
*DLW21HN900S Q2L
1 4 3
C339 .1U/10V_4
Q31
PDTC144EU
2
1 3
BT_LED
4 2
MISAKI_TC004-PS11AT
MISAKI_TC004-PS11AT
BT2#32
MISAKI_TC004-PS11AT
Quanta Computer Inc.
Mini PCI, T/P, USB, LED
2
CML4
R161 4.7K_4
RF_SW# 32
SW1
1 2
SW2
1 2
SW3
1 2
PROJECT : ED2
8
CN12
4 5 3
6
2
7
1
8
USB
CN13
4 5 3
6
2
7
1
8
USB
USBPWR4
+3VRUN
3
Q32
2N7002
2
BT_VCC
1
SM08B-SURS-8P_BLUE
+3VRUN
BT_SW# 32
3 4 5
3 4 5
3 4 5
8
USBP4+ 13 USBP4- 13
CN8
8 7 6 5 4 3 2 1
24 38Friday, Oc t o ber 22, 2004
910
C2A
of
5
R117 RTL8110SBL(1G)--DEPOP RTL8100L(10,100)--POP
+3V_LAN_D+3V_S5
L26
BK2125HS220
D D
.1U/10V_4
L27
BK1608HS220
C C
RTL81XX's power for Co-lay :
AS RTL8110SBL(Giga-Lan)
RTL8100L(10,100M-Lan)
AS RTL8110SBL(Giga-Lan)
RTL8100L(10,100M-Lan)
C211
+3V_LAN_A+3V_S5
C155 .1U/10V_4
C206 22U-1206
C183 .1U/10V_4
C156 .1U/10V_4
C193
10U/10V_8
AVDDL AVDDL
HSDAC­HSDAC-
DVDDAS RTL8110SBL(Giga-Lan) +1.8V_D
RTL8100L(10,100M-Lan)
B B
A A
5
DVDD
C213 .1U/10V_4
AD[0..31]12,21,24
C198 .1U/10V_4
C167 .1U/10V_4
CONNECT +2.5V_A CONNECT
CONNECT CONNECT
+3V_LAN_A
+3V_LAN_A +2.5V_A
CONNECT
PCLK_LAN17
+2.5V_A
C/BE0#12,21,24 C/BE1#12,21,24 C/BE2#12,21,24 C/BE3#12,21,24
CTRL18
CONNECT
C216 .1U/10V_4
C/BE0# C/BE1# C/BE2# C/BE3# PCLK_LAN
Item103
C219 .1U/10V_4
1
4
C188
10U/10V_8
AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 AD8 AD9 AD10 AD11 AD12 AD13 AD14 AD15 AD16 AD17 AD18 AD19 AD20 AD21 AD22 AD23 AD24 AD25 AD26 AD27 AD28 AD29 AD30 AD31
R120 *22
C150 *10P_4
+2P5V_LAN
32
Q18 *2sb1188
C138
*22U-1206
4
+3V_LAN_A
+3V_LAN_D
R117 0_4
U23
26
41
56
71
VDD33
VDD33 AD0 AD1 AD2 AD3 AD4 AD5 AD6 AD7 AD8 AD9 AD10 AD11 AD12 AD13 AD14 AD15 AD16 AD17 AD18 AD19 AD20 AD21 AD22 AD23 AD24 AD25 AD26 AD27 AD28 AD29 AD30 AD31 CBE0B CBE1B CBE2B CBE3B CLK
VDD33
PCI
GND
GND
GND
4
35
52
100
104 103 102
98 97 96 95 93 90 89 87 86 85 83 82 79 59 58 57 55 53 50 49 47 43 42 40 39 37 36 34 33 92 77 60 44 28
Q18,R124,C138,C157,C151 RTL8110SBL(1G)--POP RTL8100L(10,100) --DEPOP
R_DVDD
C157
*.1U/10V_4
R124 *0_8_NC
C151
*.1U/10V_4
R116 RTL8110SBL(1G)--POP RTL8100L(10,100)--DEPOP
+2P5V_LAN
R116 *0__NC_4
AVDDL
84
94
107
3
7
20
VDD33
VDD33
VDD33
VDD33
AVDDL
AVDDL
AVDDL
POWER
VDD33---+3.3V DIGITAL AVDDH------+3.3V ANALOG AVDDL-----+2.5V ANALOG DVDD-----+1.8V ANALOG DVDD_A----+1.8VANALOG
DVDD_LAN
32
VDD18
+3V_LAN_D
R112 10K_4
EESEL
EEDI
EECLK
EEDO
DVDD_LAN
109
111
106
45
54
78
99
EEDI
EESK
EECS
VDD18
VDD18
VDD18
VDD18
EEPROM
RTL8110SBL/8100CL
GND
GND
GND
GND
GND
GND
GND
17
80
RTL8110SBL(1G)--POP RTL8100L(10,100) --DEPOP
GND
GND
GND
GND
GND
GND
21
51
66
124
128
GND
GND62GND13GND48GND73GND9GND22GND
38
81
91
101
119
123
Colayout with Q19Q52
DVDD_LAN
C217
C176
.1U/10V_4
.1U/10V_4
108
EEDO
31
PM
RESERVE
Item41
LAN_PME#
T35
ISOLATEB
23
105
PMEB
LWAKE
ISOLATEB
3
R111 *0_4_NC
65
64
8
88
VDD18
M66EN
CLKRUNB
INTAB
GNTB
RSTB
REQB
SERRB
IRDYB
FRAMEB
IDSEL
PCI
DEVSELB
TRDYB
PERRB
STOPB
RSET SMBCLK SMBCLK
AVDDH
AVDDL
HSDAC+
HSDAC-
XTAL1 XTAL2
CTRL18
VDD18 VDD18 VDD18 VDD18
MDI3-
MDI3+
MDI2-
MDI2+
MDI1-
MDI1+
AUI
MDI0-
MDI0+
LED0 LED1 LED2 LED3
LED I/F
GND
112
118
DVDD_LAN
C192 .1U/10V_4
3
CTRL25
PAR
HV
C158 10U/10V_8
PME# 12,21,24,31 LAN_PME# 32
ISOLATEB
CLKRUN# 12,24,31,32
CTRL25
76 25 29 27 30 75 63 61
R_AD24
46 68 67 70 69 127 74 72 10 16 11 12 121 122 120 125 126 116 110 24 19 18 15 14 6 5 2 1 117 115 114 113
Item45
Item13
CTRL25
Item103
CTRL25
PAR
SERR# IRDY# FRAME#
R145 0_6
DEVSEL# TRDY# PERR# STOP#
HSDAC+ HSDAC­LAN_XIN LAN_XOUT
CTRL18 DVDD_LAN
TRD3N TRD3P TRD2N TRD2P TRD1N TRD1P TRD0N TRD0P ACTLED# 100M_LINK# 10M_LINK# 1000M_LINK#
+3V_LAN_D
1
+3V_LAN_D
Q19
2
1197
AVDDL
32
Q52 *2sb1188
+2P5V_LAN
13
+2P5V_LAN
C149
22U-1206
AD24
+3V_LAN_A
DVDD_LAN
+2P5V_LAN
+5VRUN
R119 1K-0402
15K/F_4
C140 .1U/10V_4
2
+3V_S5 +3V_S5
R118
PAR 12,21,24 PIRQA# 12,21 GNT0# 12 PCIRST# 12,21,24 REQ0# 12 SERR# 12,21,24 IRDY# 12,21,24 FRAME# 12,21,24
DEVSEL# 12,21,24 TRDY# 12,21,24 PERR# 12,21,24 STOP# 12,21,24
TRD3N 26 TRD2N 26 TRD1N 26 TRD0N 26
ACTLED# 26 100M_LINK# 26 10M_LINK# 26 1000M_LINK# 26
+3V_LAN_A
LAN_XIN
R149 *1M_NC
LAN_XOUT
TRD3P 26 TRD2P 26 TRD1P 26 TRD0P 26
R185
3.6K
R113 *0_6_NC
C200 *100P-0402_NC
EESEL EECLK EEDI EEDO
U25
1
CS
2
SK
3
DI DO4GND
93C46-3GR
RTL8110SBL(1G)--POP 2.49K RTL8100L(10,100M) POP 5.6K
R139 *2.49K_NC R127 5.6K
C177 27P
Y3
25.0000 MHz
2 1
C166 27P
R113,R114 RTL8110SBL(1G)--POP RTL8100L(10,100)--DEPOP
R108,R115,Q19 RTL8110SBL(1G)--DEPOP RTL8100L(10,100) --POP
Item13
R412
R108 0_8
C139
.1U/10V_4
2
TRD3N
TRD3P
TRD2N
DVDD_LAN
Size Document Number Rev
Date: Sheet
C531 *.01U_4
*49.9/F_4 R414
*49.9/F_4 R416
C533 *.01U_4
*49.9/F_4 R418
*49.9/F_4
DVDD_LAN
Quanta Computer Inc.
LAN RTL8110S/8100CL
1
8
VCC
7
NC
6
NC
5
R114 *0_4_NC R115 0_4
C224 .1U/10V_4
2 1
+3V_LAN_A +2P5V_LAN
R412,R414,R416,R418,C531,C533
RTL8110SBL(1G)--POP RTL8100L(10,100)--DEPOP
R413
TRD1N
49.9/F_4 R415
TRD1P
49.9/F_4 R417
TRD0N
49.9/F_4 R419
TRD0PTRD2P
49.9/F_4
PROJECT : ED2
of
25 38Friday, October 22, 2004
1
C532 .01U_4
C534 .01U_4
C2A
A
1920
2122
CN15
4 4
100M Orange
10M green
1000M Yellow
Amber
Green
15 17 16
R304 470
18 1 2 3 4 5 6 7 8
9 12
11 14
13 10
LAN-C10087-13P
ACT#
12
RJ45_TRAN_TRD0P RJ45_TRAN_TRD0N RJ45_TRAN_TRD1P RJ45_TRAN_TRD2P RJ45_TRAN_TRD2N RJ45_TRAN_TRD1N RJ45_TRAN_TRD3P RJ45_TRAN_TRD3N
R305 330
R306 330
12
12
100MBPS
10MBPS
Item43
For ME issue
3 3
2 2
1 1
colayout
100M_LINK#25
1000M_LINK#25
10M_LINK#25
ACTLED#25
+3V_LAN_D
+3V_LAN_D
+3V_LAN_D
A
R4 100K_4
R2 100K_4
R3 100K_4
ACT#
4
G2
G1
RJ11-CON
3
4
G2
G1
*RJ11-CON
3
CN28
CN29
Item43
RING_1
2
2
TIP_1
1
1
RING_1
2
2
TIP_1
1
1
C7 .1U/16V _6
Item89
RING_1 30
TIP_1 30
+3V_LAN_D
1 2
+3V_LAN_D
5 6
+3V_LAN_D
C399
.1U/16V_6
1 2
+3V_LAN_D
C556
.1U/16V_6
1 2
B
+3V_LAN_D
Item50
U2A NC7WZ00-UHS
84
U2B NC7WZ00-UHS
84
U3 NC7SZ08-UHS
5
3
U44 NC7SZ08-UHS
5
3
B
7
3
4
4
100MBPS 10MBPS
DOCK_10/100M_LINK# 31
DOCK_ACTLED# 31
C
R9
R10
*75/F_4
Item13
C12
1000P/3KV
*75/F_4
Item95
R420 0_4
DOCK_TRD0N31
DOCK_TRD0P31
DOCK_TRD1N31
DOCK_TRD1P31
U44,U3,C399,C556 RTL8110SBL(1G)--DEPOP RTL8100L(10,100) --POP
1 2
R421 0_4
1 2
R422 0_4
1 2
R423 0_4
1 2
U36 RTL8110SBL(1G)--DEPOP RTL8100L(10,100) --POP
C
R11 75/F_4
Item13
RJ45_TRAN_TRD0N RJ45_TRAN_TRD0P MCT4 RJ45_TRAN_TRD1N RJ45_TRAN_TRD1P MCT3 RJ45_TRAN_TRD2N RJ45_TRAN_TRD2P MCT2 RJ45_TRAN_TRD3N RJ45_TRAN_TRD3P MCT1
R12 75/F_4
Item95
RJ45_TRAN_TRD0N RJ45_TRAN_TRD0P MCT1
MCT2 RJ45_TRAN_TRD1N RJ45_TRAN_TRD1P
U9 RTL8110SBL(1G)--POP RTL8100L(10,100) --DEPOP
U9
13
MX4-
14
TD4+
MX4+
15
TCT4
MCT4
16
MX3-
17
TD3+
MX3+
18
TCT3
MCT3
19
MX2-
20
TD2+
MX2+
21
TCT2
MCT2
22
MX1-
23
TD1+
MX1+
24
TCT1
MCT1
*GSN5008
U8
9
TX-
10
TX+
11
CMT
12 13
NC
14
CT
15
RX-
16
RX+
NS0013
D
TRAN_TRD0N
12
TD4-
TRAN_TRD0P
11 10
TRAN_TRD1N
9
TD3-
TRAN_TRD1P
8 7
TRAN_TRD2N
6
TD2-
TRAN_TRD2P
5 4
TRAN_TRD3N
3
TD1-
TRAN_TRD3P
2 1
*.01U/16V_4
TRAN_TRD0N
8
TD-
TRAN_TRD0P
7
TD+
6
CT
NC5NC
4
NC
3
CT
TRAN_TRD1N
2
RD-
TRAN_TRD1P
1
RD+
C530 .1U/10V_4
1 2
Item13
Item13 Item14
Delet E-Switch
D
+2P5V_LAN
C42
Item13
*.01U/16V_4
C41
C43
*.01U/16V_4
E
TRD0N 25
TRD0P 25
TRD1N 25
TRD1P 25
TRD2N 25
TRD2P 25
TRD3N 25
TRD3P 25
C40
*.01U/16V_4
R117 R139 R127 R113 R114 R115 R108 R124 C151 C138 C157 Q52 Q18 Q19 R412 R414 R416 R418 C531 C533 C40 C41 C42 C43 R9 R10 R420 R421 R422 R423 C530 U8 U9
C556 U3 C399
Size Docum e n t N u mb er Re v
Date: Sheet
Item13
For RTL8100C
UN-POP POP UN-POP POP UN-POP UN-POP POP POP UN-POP UN-POP UN-POP UN-POP UN-POP UN-POP POP UN-POP UN-POP UN-POP UN-POP UN-POP UN-POP UN-POP UN-POP UN-POP UN-POP UN-POP UN-POP
POP POP POP POP POP UN-POP POP POP POP POP
PROJECT : ED2
Quanta Computer Inc.
LAN Switch & Connector
E
For RTL8110SB
POPR116 UN-POP POP UN-POP POP POP UN-POP UN-POP POP POP POP POP POP POP UN-POP POP POP POP POP POP POP POP POP POP POP POP POP UN-POPPOP UN-POP UN-POP UN-POP UN-POP UN-POP POP UN-POPU44 UN-POP UN-POP UN-POP
of
26 38Friday, Oc t o ber 22, 2004
C2A
5
4
3
2
1
D D
C C
B B
MY1532 MY1432 MY1332 MY1232 MY1132 MY1032 MY932 MY832 MY732 MY632 MY532 MX732 MX632 MX532 MX432 MY432 MY332 MX332 MX232 MX132 MX032 MY232 MY132 MY032
A A
MY15 MY14 MY13 MY12 MY11 MY10 MY9 MY8 MY7 MY6 MY5 MX7 MX6 MX5 MX4 MY4 MY3 MX3 MX2 MX1 MX0 MY2 MY1 MY0
5
CN7
25
25
24
24
23
23
22
22
21
21
20
20
19
19
18
18
17
17
16
16
15
15
14
14
13
13
12
12
11
11
10
10
9
9
8
8
7
7
6
6
5
5
4
4
3
3
2
2
1
1
6906-25
+3VALW
10
MY0 MY1 MY2 MX0
10
MY8 MY9 MY13 MY10 MY11
+3VALW
10
MY4 MX4 MX6 MX5
RP15
9 8 7 4
10KX8 RP17
9 8 7 4
10KX8 RP16
9 8 7 4
10KX8
FAN CONTROL
VFAN32
+12VRUN
C99 .1U/25V_8
MY3
1
MX3
2
MX2
3
MX1
56
MY15
1
MY14
2 3
MY12
56
MY6
1
MY7
2
MX7
3
MY5
56
4
+12VRUN
84
3
+
1
2
-
U19A LM358ADR
R78 3.9K/F R88 3K
U19B LM358ADR
5
+
7
6
-
MY4
1
MX4
3
MX5
5
MX6
7
MY12
1
MY13
3
MY14
5
MY15
7
MY8 MX0
1
MY9
3
MY10
5
MY11
7
+5VFAN
CA3 220PX4
2 4 6 8
CA6 220PX4
2 4 6 8
CA5 220PX4
2 4 6 8
R327
10_6
+5VRUN +12VRUN
65241
65241
Q40 AO6402
3
FAN_PWR
C428 10U/10V_8
CA4 220PX4
MY7
1
2
MY6
3
4
MY5
5
6
MX7
7
8
CA2 220PX4
MY3
1
2
MX3
3
4
MX2
5
6
MX1
7
8
CA1 220PX4
1
2
MY2
3
4
MY1
5
6
MY0
7
8
3
Q41 AO6402
3
R87 10K-0402
3
2
Q17 2N7002
1
TOUCH PAD
+5VRUN
TPDATA32
TPCLK32
R339 10K-0402
135
FANSIG32
30 MIL
L33
+5V_TP
BK2125HS330_8
R338 10K-0402
R337 0_4
1 2
R336 0_4
1 2
642
CP1 8P4C-10P
7 8
+3VRUN
R326 10K-0402
CN18
1 2 345
FAN
C236 .1U/10V_4
TOUCH_LEFT
TOUCH_RIGHT
642
135
7 8
2
CP2 8P4C-10P
MAX6657_OV# 5,34
TOUCH_RIGHT
TOUCH_PAD
CN6
1 2 3 4 5 6 7 8 9 10 11 12
Size Document Number Re v
Date: Sheet
TOUCH_LEFT
PROJECT : ED2
Quanta Computer Inc.
T/P, FAN, Switch, K/B
SW6
1 2
MISAKI_TC004-PS11AT
SW5
1 2
MISAKI_TC004-PS11AT
1
3 4 5
3 4 5
27 38Friday, October 22, 2004
of
C2A
A
B
C
D
E
3V_MODEM
AGND
BEEP
XTLI
AVDD_CLK
+3_3VDC
.1U/16V_6
+3_3VDD
C513
.1U/16V_6
47 48
3
4
8
13
7 10 11
43
15 16
45 44
C504
DIBN DIBP
PWRCLKP
PWRCLKN
SDI BCLK SDO SYNC RST#
PCBEEP
XTALIN XTALOUT
EAPD SPDIF_OUT
C515
.1U/16V_6
1
9
12
DVDD1
DVDD2
DVDD3
Item10
U40
20551-27P2
SAMART_AMC_HD
DVSS1
DVSS2
DVSS3
2
5
46
C524
C525
.1U/16V_6
10U/10V_8
AVDD_PIN25
C518
.1U/16V_6
14
25
35
AVDD1
VDDCK
VSUB
6
R399 0_6
AVDD2
VSSCK
AVSS1
AVSS2
17
24
36
AGND
AC97 codec
+
C506 150P
C508 150P
R398
*10K_NC
C514
.1U/16V_6
C517
10U/10V_8
DIB_DATAN30 DIB_DATAP30
PWRCLKP30
PWRCLKN30
For Layout:
Place crystal and associated circuitry very near SmartAMCZ Device.
1 1
DIB_DATAN DIB_DATAP
PWRCLKP
PWRCLKN
AC_SDIN012 AC_BITCLK12 AC_SDOUT12 AC_SYNC12 AC_RESET#12
14M_AC9717
For AC-Link Mode: An external 14.318MHz clock source can be used to replace the crystal circuitry shown here. It should be connected to XTALIN (pin 15). The XTALOUT (pin 16) should be left floating.
For HD Audio Mode: Do not populate crystal circuitry and leave XTALIN (pin 15) and XTALOUT (pin 16) floating.
L50 FBM-11-160808-121A20T
L49 FBM-11-160808-121A20T
L48 FBM-11-160808-121A20T
R395
*10K_NC
+5VRUN
R401
*2.7K_NC
C520 .01U_4
R402
*4.7K_NC
For Layout:
Place these resistors close to SmartAMCZ device.
R389 0_6 R390 0_6
R393 0_6
R394 0_6
R396 33_4
Item10
R403 *0_NC
SPDIF29
R283 0_6
Ground Tie
For Layout:
+
L47 FBM-11-160808-121A20T
AGND
C505
.1U/16V_6
AGND
REF_FLT
18
VREF2 VREF1
VREF_FILT
MICBIAS_F MICBIAS_C MICBIAS_B
MIC_L MIC_R
CD_R
CD_GND
CD_L
PORT-C_R
PORT-C_L
PORT-D_R
PORT-D_L
PORT-B_L
PORT-B_R
PORT-A_L
PORT-A_R
SENSEB SENSEA
19 23
20 21 22
27 26
30 29 28
33 34 31 32
38 37 40 39
42 41
VC_SCA VREF_SCA
MICBIAS_F MICBIAS_C
AUDVREF2.5V
C516 10U/10V_8
PORT_C_R_R PORT_C_L_L
PORT_A_L PORT_A_R
SENSEB SENSEA
C509. 1U /10V_4 C510. 1U /10V_4 C512. 1U /10V_4
Place decoupling caps near the power pins of Malibu device.
C502
10U/10V_8
R400
2.2K
+
AGND AGND AGND
C49810U/10V_8 C49910U/10V_8
R391
1.5K/F
R384 10K-0603
R385 5.1K /F
R285 *2.2K_NC
AUDVREF2.5V
R292
2.2K
R289
2.2K
R293
*1K_NC
PORT_B_SENSE
PORT_C_SENSE#
AMCVDD
+
AGND
C528 10U/10V_8
R442 *7.8K
R288 1K-0603 R290 1K-0603
R291 *1K_NC
AGNDAGND
C507
.1U/16V_6
+
C523
.1U/16V_6
MICBIAS_C
R284 *2.2K_NC
R4437.87K
U43
AHCT1G125DCH
Item92
C527
10U/10V_8
AGND
Item54
AMCVDD
PR_HP_R 31
AMCVDD
Item54
L40 BK1608LL121 L41 BK1608LL121
PORT_A_L 29 PORT_A_R 29
+3VRUN
1
5
24
+
C522
.1U/16V_6
For Layout:
Place near SmartAMCZ device
PR_HP_L 31
C546
12
.047U/10V_4
+
C521
C526
.1U/16V_6
10U/10V_8
CN9
INT_MIC
1 2
INT_MIC
AGND
Docking side have poped 100U series
Item52
CAP
LINE IN/MIC IN
LINEINL LINEINR
+3VRUN
R444 10K-0402
3
Q54
2N7002
1
AGND
34
AGND
2
Item52
R455 100K_0402
Item92
CN27
1 2 6 3 4 5
JA6333L-3S0-TR
Docking side
Phone
jack-sense
high active
PR_AUDPLUG 31
Item91
7
8
BEEP
Item83
+3VRUN
1 2
C550
.1U/10V_4
4
3 5
74AHCT1G08GW
U37
74AHCT1G86GW
PCMSPK21
PCSPK13
SYSSPKOFF#29,32
A
Item83
12
U29
1 2
+3VRUN
53
4
.1U/10V_4
C551
PCBEEP
12
C478
.47U/10V_6
Item93
BEEP
B
AC97 codec Power
+5VRUN
FBMH2016HM251NT
C479
.1U/10V_4
AGND
AGND
C489
.01U/16V_4
AMCVDD
AGND
C492
.1U/10V_4
+3VSUS
R386 0_8
AGND
D
Size Docum e n t N u mb er Re v
Date: Sheet
3V_MODEM
PROJECT : ED2
Quanta Computer Inc.
AC97 CODEC + MODEM
E
C2A
of
28 38Friday, Oc t o ber 22, 2004
+3VRUN
R392 *0_NC
800mA (30MIL)
AMC5VIN
U38
3
IN
3VAUDADJ
ADJ
AIC1117
1
OUT OUT
R380
124/F
4 2
C486
10U/10V_8
L46
C480
.1U/10V_4
R381
205/F
C
1
AVDD
R383
SPKRGAIN
A A
MODE
10.5
0
1
HP
MODE
3
0
9
AOUTL AOUTR
*1K_NC
R382 1K-0603
AGND
Item83
AMP_MUTE#32
SYSSPKOFF#28,32
B B
GAIN
AOUTL AOUTR
C552
.1U/10V_4
2
+5VRUN
12
1 2
74AHCT1G08GW
+5VRUN
Item40
C482 4.7U/10V C483 4.7U/10V
U36
53
4
R379 0_8
GAIN
MUTE
3
AVDD
C496 .1U/10V_4
AGND AGND
1
27
2
28
24 23 22 21
C494 1U/10V_6
AGND AGND AGND
U39
NC NC INL INR
GAIN GND /SHDN VBIAS
C490
1U/10V_6
25
15
8
C1P
VDD
HPVDD
GND26CPGND9CPVSS11VSS
10
7
HPS
C1N
HPL
CPVDD
HPR
OUTL+
OUTL­OUTR-
OUTR+ PVDDL
PGNDL PVDDR PGNDR
MAX9755ETI+
12
C493 1U/10V_6
20 14 13 4
5 17 18
6 3 16 19
4
C485 .1U/10V_4
HPS SPKL SPKR INSPKL+
INSPKL­INSPKR­INSPKR+
AGND
AVDD
C484 .1U/10V_4
C487 10U/10V_8
C497 .1U/10V_4
Q53
2N7002
AVDD
5
+5VRUN
C481 10U/10V_8
R428 10K-0402
3
1
6
C477 .1U/10V_4 C395 .1U/10V_4 C500 .1U/10V_4
7
FOR EMI SOLUTION
R294 0_6 C476 .1U/10V_4 C394 .01U/16V_4
8
Item31 Item52
AGND
AGND
Headphone out / SPDIF OUT
HPS#
2
SPKR SPKL
HPS#
SPDIF
C475
C390 220U_4V_L
1 2
+
1 2
+
+5VRUN
R445 10K-0402
220U_4V_L
L38 BK1608LL121 L39 BK1608LL121
C393 470P_4
Item52
AGND
New type Phone jack low active
SPDIF28
SPKR1 SPKL1
C391 470P_4
+5VRUN
C392 .1U/10V_4
CN26
6
IC
7
Drive
8 1
3 2 4 5
DLT11M3_SPDIF/O
SPDIF-DLT11MX-10P-V
LED
10 9
AGND
AOUTL
2
C543
10U/10V_8
R429*0 R430*0
R431 10K
R432 10K
+12VRUN
AOUTR
R433 10K
AGND AGND
+5VRUN
C535 10U/10V_8 C536 10U/10V_8
R434
10K
3D_STEREO_VDD
R439 *0_8_NC
R451 0_8
3
C544 .1U
PORT_A_L_IN PORT_A_R_IN AOUTL AOUTR
C545
10U/10V_8
SPEAKER CON.
Item40
INSPKL+ INSPKL-
R324
U42
14
LIN
13
RIN
12
LOUT
11
ROUT
10
MODE
9
GND
8
V+
NJM2199
4
FIL1 FIL2
FIL3 VOL2 VOL1
VREFIN
VREF
1 2 3
R4360_4
4
R43710K
5 6 7
5
C537.033U C538.01U C539.47U C540.33U
C5411U
C54210U/10V_8
AGNDAGND AGND AGND
6
INSPKR+ INSPKR-
*0_NC
R405 *0_NC
AGND AGND
AGND
L43 0_6 L42 0_6
R325 *0_NC
L51 0_6 L52 0_6
R404 *0_NC
AGND
Size Document Number Rev
Audio Amplifier & Jack
Date: Sheet
7
INSPKL+N INSPKL-N
INSPKR+N INSPKR-N
PROJECT : ED2
Quanta Computer Inc.
CN2
3802-02
CN11
3802-02
1 2
1 2
C2A
of
29 38Friday, October 22, 2004
8
PORT_A_L28
C C
IOPJ2-7 for NS97551 have internally weak pull up
3D_ON#32
When 3D_ON# Keep low then
D D
3D active
1
PORT_A_R28 PORT_A_L28 PORT_A_R28
3D_STEREO_VDD
10K-0402
2N7002
R435
Q55
2
3
1
AGND
AGND
5
Revision History
REV
Description
00
Initial Release
01
27mmx27mm form factor.
02
6 pins J1 connector-T/R traces for specific uses-100V C902/C904
D D
03
add J1B - remove T903
Change J1 & J1B. Change R938 size. Add TP60 to TP71.
04
Removed J1B. C h an ge s ize f or C 97 8 , C9 8 4, R 9 02 , R 90 4 , R906, R908,
05
R910 and R978. Changed BR904 and BR906 to different manufacture.
Corrected e r ror in Q904 PCB footprint.
06
Added DIB data transformer footprint, added MC966, deleted ring
07
impedance circuit. Added the letter "M" prefix to all reference designators.
Changed value for MC966 from 3.3nF to 10nF, 100V, +/-20%, Y5V. By
08
default, MC966 will be populated. Also, changed CX20493 revision from 11 to 21.
MTP52
C C
PWRCLKN28
MTP22
1
PWRCLKP28
MJ1
1
1
2
2
3
3
4
4
5
5
6
6
7
7
8
8
*HEADER8
MJ3
1
1
2
2
B B
3
3
4
4
5
5 6 7 8
*HEADER8
6 7 8
(omit)
GND
PWRCLKN
PWRCLKP
MTP23
1
MTP24
MTP25
1
1
MT902
1 4
2 3
MID82154
MTP26
BR908_AC1
MC962 47pF
PCLK
DIB_DATAP28
DIB_DATAP
DIB_DATAN28
Depending of the design target and DIB length, DIB components can be:
-C922/C924 10pF
-C922/C924 47pF (Validation in progress)
C922, C924, C906, and C908, must be Y3 type Capacitors in order to comply with Nordic Countries deviations of IEC60950 2nd and 3rd ed. Y3 type capacitors must also be certified for a 2.5KV impulse test. This must be checked in vendors' specifications (see AVL).
Circuit traces for C922 and C924 should be less than 2 inches.
1
1
MTP27
1
DIB_DATAN
Date
February 14, 2002
July 5, 2002
September 24, 2002
October 9, 2002
November 12, 2002
November 26, 2002
January 3, 2003
September 24, 2003
November 06, 2003
BR908_CC
AC1
A1
C1
A2C2
AC2
MBR908 BAV99S
-+
MC922 10pF
MC924 10pF
1 4
2 3
*MID82157(omit)
4
REV:B MODIFY FOR USE NEW MODEM MODULE
1
MTP28
1
MT922
MTP29
MR932 15K
C970 must be placed near pins 7 (PWR+) and 6 (AGnd).
MTP72
1
DIB_P1
CLK2
MFB906
MMZ1608D301B
MTP30
MC970
0.1uF
C928, C930 must be placed near pins 2 (AVdd) and 6 (AGnd).
MR922 0_4
MR924 0_4
MTP73
1
C926 must be placed near pin 26 (CLK).
MC926 10P_4
C944, C974, and C976 must be placed near pins 3 (Vc) and 4 (VRef).
1
DIB_P2
DIB_N2DIB_N1
MC930
2.2uF
MTP60
MTP61
1
1
AGND_LSD
CLK
PWR+
Vdd
AGND_LSD
*0.001uF (omit)
MC928
0.1uF
8 22 25
29
26
7
2
6
27
28
MC974
MTP58
NC1 NC2 NC3
PADDLE
CLK
PWR+
AVdd
AGnd
DIB_P
DIB_N
20493-58
1
Vc
3
Vc_LSD
MC944
0.1uF
AGND_LSD
Vdd
MC978 0. 1uF
MTP59
24
DVdd
MU902
MTP62
1
C940 is X5R ceramic.
3
VRef
4
Vref_LSD
MC940
1
DC_GND
1uF
RAC1
TAC1
RAC2
TAC2
TRDC
GPIO1
RBias
DGnd
EIO
TXO
TXF
DGND_LSD
RAC1
21
TAC1
20
19
18
TRDC
12
EIC
11
EIC
RXI
9
RXI
1 5
VZ
10
VZ
EIO
17
EIF
16
EIF
TXO
14
TXF
13
15 23
DGND_LSD AGND _LSD
MTP63
1
MC976
.001uF_4
MR902 1M_8
MR904 1M_8
1
MTP34
1
MC958 15nF
MTP70
1
MR910 237K
R910 must be placed near pin 9 (RXI).
RBias
MR954
1
MTP69
1 1
MTP33
59.0K
MTP36 MTP35
AGND_LSD
RAC1/RING
TAC1/TIP
MR906 6.8M
MC918
0.1uF
AGND_LSD
RXI-1
1
MTP68
MR908 348K
R908 must be placed near pin 10 (VZ).
1
MTP65
1
MTP37
1
MTP38
MC902 0.033uF/100V
MC904 0.033uF/100V
1
MTP40
1
MTP71
MC910
0.047uF/100V
1
MTP67
2
AGND_LSD
MTP31
MQ906 PMBTA42
MR938 110
1
1
MTP39
RING_2
A
C AC
A
CAC
AGND_LSD
MBR906 MMBD3004S
TIP_2
MC966 10nF/100V
1
MTP32
BRIDGE_CC
MQ902 PMBTA42
1
1
MTP64
MBR904 MMBD3004S
AGND_LSD
MQ904 SB29003
MR928 27
AGND_LSD
MFB902
MMZ1608D301B
MFB904
MMZ1608D301B
C906 and C908 must be Y3 type Capacitors for Nordic Countries only
MTP66
1
1
MTP49
MC906 470pF
MC908 470pF
RING_1
MRV902 KU10S31N
GND
TIP_1
RING_1 26
MTP41
1
MJ2
1 2
*FI-S2P-HF(JAE)_NC
MTP42
1
TIP_1 26
A A
Size Document Number R ev
MODEM DAA
5
4
3
2
Date: Sheet
PROJECT : ED2
Quanta Computer Inc.
30 38Friday, Octobe r 2 2, 2004
1
of
C2A
1
+3VRUN
A A
14M_SUPERIO17
LAD0/FWH012,32 LAD1/FWH112,32 LAD2/FWH212,32 LAD3/FWH312,32
LFRAME#/FWH412,32
LPC_DRQ0#12
PLTRST#8,1 2, 13, 20,32 LPCPD#13,21
PCLK_LPC17
SERIRQ12,13,21,24,32 PME#12,21,24,25
CLKRUN#12,24,25,32
KBSMI#13,32
1 2
+3VRUN
PCLK_LPC
R452 22_4
C548
B B
10P_4
R43 10K-0402
SYSOPT Strap : 1--2 (High) - 0x04E 2--3 (Low ) - 0x02E
C66 .1U/10V_4
12
Item73
C67 .1U/10V_4
R40 *10K-0402
Item63
Reserve for docking no pop Co-layout under switch
C68 .1U/10V_4
10 12 13 14 15 16 17 18 20 21
19 34
33 32
35 36 23 24 25 27 28 29 30 31
2
C53 .1U/10V_4
11
9
CLOCKI LAD0 LAD1 LAD2
LPC47N217
LAD3 LFRAME~ LDRQ~ PCI_RESET~ LPCPD~ PCI_CLK SER_IRQ
6
IO_PME~ CLKRUN~ GP12/IO_SMI~
GP11/SYSOPT GP10
GP13/IRQIN1 GP14/IRQIN2 GP40 GP41 GP42 GP43 GP44 GP45 GP46 GP47
26
45
54
7
VTR
VCC2
VCC3
VCC1
VCC4
STQFP64-9X9-4
IRMODE/IRRX3
GND1
GND2
GND4
GND3
8
22
52
43
U12
SLCT
BUSY
ACK~
SLCTIN~ ERROR~
STROBE~
GP23/FDC_PP
DCD1~
DSR1~
RXD1
RTS1~
TXD1 CTS1~ DTR1~
IRRX2 IRTX2
INIT~ ALF~
3
+3VSUS
C55
.1U/10V_4
SLCT
55
PE
56
PE
BUSY
57
ACK#
58
PD7
53
PD7
PD6
51
PD6
PD5
50
PD5
PD4
49
PD4
PD3
48
PD3
PD2
47
PD2
PD1
46
PD1
PD0
44
PD0
SLIN#
42
INIT#
41
ERROR#
59
AFD#
60
STRB#
61 40
-DCD1
5
-DSR1
64
RXD1
62
-RTS1
1
TXD1
63
-CTS1
2
-DTR1
3
-RI1
4
RI1~
IRRX2
37
IRTX2
38
IRMODE/IRRX3
39
+5VRUN
4
+5VRUN
PE SLCT BUSY ACK#
AFD# ERROR# SLIN# INIT#
PD3 PD2 PD1 PD0
PD6 PD7 PD5 PD4
-RTS1
-DTR1 TXD1
-DSR1 RXD1
-CTS1
-DCD1
-RI1
R7 10K-0402
D4
2 1
SW1010C
STRB#
R25 2K/F RN2 4P2R-S-2.2K
4 2
RN4 4P2R-S-2.2K
4 2
RN3 4P2R-S-2.2K
4 2
RN8 4P2R-S-2.2K
4 2
RN6 4P2R-S-2.2K
4 2
RN7 4P2R-S-2.2K
4 2
RN5 4P2R-S-2.2K
4 2
RN1 4P2R-S-2.2K
4 2
14
T1I
13
T2I
12
T3I RIO19R1I
18
R2O
17
R3O
16
R4O
15
R5O
23
FORCEON
22
FORCEOFF#
21
INVAILD#
20
R2OUTB
C200.047U_4
28
C1+
24
C1­C2+1V­C2-2GND
C9.33U
T1O T2O T3O
R2I R3I R4I R5I
VCC
MAX3243
5
Z1401
3 1 3 1
3 1 3 1
3 1 3 1
3 1 3 1
U5
MRTS1#
9
MDTR1#
10
MTXD1
11
MDSR1#
4
MRXD1
5
MCTS1#
6
MDCD1#
7
MRI1#
8
+5VRUN
26 27
V+
3 25
C14.33U C19.33U C10.33U
6
IRTX2
IRRX2
IRMODE/IRRX3
+3VRUN
+3VRUN
12
C430
+
4.7U/10V_8
R424 *4.7 5K /F _6 R425 *100K/F
R426
*100K/F
Item33
6.8U/6.3VV_1206
+3VRUN
C429 .1U/16V _6
+3VRUN
C175
R105
2.2_1210
12
+
.47U/10V_6
7
1/2W
C170
FIRVCC IR_TX_R
IR_RX_R IR_SEL_R
FIR
10
9 4 5 8 3 1 7 2
U32
LEDA TXD MD0 MD1 RXD FIR_SEL VCC GND AGND NC6S-GND
HSDL-3602-007
8
11
C24 4.7U/10V_8
INT_VGA_RED VGA_RED
INT_VGA_GRN
INT_VGA_BLU
1K-0402
R14
1
PR_INSERT# INT_VGA_RED
INT_VGA_GRN PR_INSERT#
PR_INSERT# INT_VGA_BLU
+5VRUN
C C
INT_VGA_RED8 VGA_RED 19
INT_VGA_GRN8
INT_VGA_BLU8 VGA_BLU 19
Docking side need to change BOM to POP 150ohm
Item51
D D
R406 *0_6
R407 *0_6
R408 *0_6
U13
6
SEL
4
COM
2
GND
2
GND
4
COM
6
SEL
U15 NC7SB3157 U16
6
SEL
4
COM
2
GND
U6
4
EN# VCC3VOUT
2
VCC
1
GND
G528
NC7SB3157
VCC IN_B1 IN_B0
IN_B0 IN_B1
VCC
NC7SB3157
VCC IN_B1 IN_B0
OC#
VOUT VOUT
VGA_GRN
VGA_BLU
Item6
5
+3VSUS
1
DCRT_R1
3
DCRT_G1
3 1 5
+3VSUS
5
+3VSUS
1
DCRT_B1
3
5 6 7 8
R45
*150/F_4
.01U/16V_4
2
12
R42
*150/F_4
USBPWR2
C22
C21 150U/6.3V_7
12
R38
*150/F_4
VGA_RED
VGA_GRN
VGA_BLU
12
USBOC2# 13
Item65
+3VRUN +3VRUN
VGA_GRN 19
3
C25 .1U/10V_4
L5 BLM18PG181SN1
1.5A
KPCLK32
KPDATA32
MSCLK32
MSDATA32
USBP2-13
USBP2+13
M_SEN#12,19
12
PR_VCC
MDSR1# MRTS1# MCTS1#
MRI1# STRB# PD0
PD1 PD2 PD3 PD4
PD6 PD7
PR_AUDPLUG
4 3 1
2
CML3 DLW21HN900SQ2L
USBPWR2
DOCK_10/100M_LINK#
DOCK_ACTLED#
4
+5VRUN PR_VCC
PR_AUDPLUG28
PR_VSYNC19 PR_DDCCLK19 PR_DDCDAT19
DOCK_10/100M_LINK#26 DOCK_ACTLED#26
PORT REPLICATOR Connector
CN16
100
99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74
PR_USBP2­PR_USBP2+
R47 470_4 R51 470_4
73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51
101 102
5
50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
VA
DOCK_IN# MDCD1# MRXD1 MTXD1 MDTR1# AFD# ERROR# INIT# SLIN#
ACK# BUSY SLCT PEPD5
PR_HP_OUTL PR_HP_OUTR
USBPWR2 PR_HSYNCPR_VSYNC DCRT_B1 DCRT_G1 DCRT_R1
LANPHYRX+ LANPHYRX-
LANPHYTX+ LANPHYTX-
+3VSUS
6
Item6
R13 10K-0402
PR_INSERT#
R24 0_6 R26 0_6
PR_HSYNC 19
DOCK_TRD1P 26 DOCK_TRD1N 26
DOCK_TRD0P 26 DOCK_TRD0N 26
DOCKING ENABLE
PR_INSERT# 13,32
PR_HP_L 28 PR_HP_R 28
Size Docum e n t N u mb er Re v
Date: Sheet
7
PR_HP_OUTL PR_HP_OUTR PR_AUDPLUG
C13 4.7U/25V-1210 C17 .1U/10V_4 C16 .1U/10V_4 C18 .1U/10V_4 C15 .1U/10V_4
C26 220P_4 C31 220P_4 C38 10P_4
C54 *10P_4 C57 *10P_4 C65 *10P_4 C70 1000P_4 C69 1000P_4 C1 47P_4 C3 47P_4 C4 47P_4 C6 47P_4
VA
DCRT_B1 DCRT_G1
DCRT_R1 DOCK_10/100M_LINK# DOCK_ACTLED#
KPCLK
KPDATA
MSCLK
MSDATA
PROJECT : ED2
Quanta Computer Inc.
DOCKING & SIO & FIR
AUDGND
31 38Friday, Oc t o ber 22, 2004
8
of
Item65
C2A
5
REFP37
D D
+3VRUN
+3VALW
R67 470K_4
D8
2 1
BAS316
PCLK_551
12
R49 *10_4
C C
B B
Battery LED BLUE and AMBER
A A
12
C78 *10P_4
+5VRUN
Item53 Item40 Item44
R64 10K-0402 R63 10K-0402 R61 10K-0402 R59 10K-0402 R54 10K-0402 R48 10K-0402
SERIRQ12,13,21,24,31
LFRAME#/FWH412,31
LAD0/FWH012,31 LAD1/FWH112,31 LAD2/FWH212,31 LAD3/FWH312,31
PCLK_55117
KBSMI#13,31
SWI#13
SCI#13
GATEA2012
RCIN#12
MY1027 MY1127 MY1227 MY1327 MY1427 MY1527
MSCLK31
MSDATA31
KPCLK31 KPDATA31 TPCLK27 TPDATA27
CAPSLED#24 NUMLED#24
GRST#_741121
3D_ON#29
PWR_AMBER#24 BATLED_BLUE#24
BATLED_AMBER#24
RF_EN24
BT_PWRON#24
RSMRST#13
MAINON34,36 SUSON34,35,36 S5_ON34
5
KBSMI# SWI# 551_SWI# SCI#
GATEA20 RCIN# MX0
MX027
MX1
MX127
MX2
MX227
MX3
MX327
MX4
MX427
MX5
MX527
MX6
MX627
MX7
MX727
MY0
MY027
MY1
MY127
MY2
MY227
MY3
MY327
MY4
MY427
MY5
MY527
MY6
MY627
MY7
MY727
MY8
MY827
MY9
MY927
MY10 MY11 MY12 MY13 MY14 MY15
PS/2 to Port Replicator
MSCLK MSDATA KPCLK KPDATA TPCLK TPDATA
MSCLK MSDATA KPCLK KPDATA
VRON33
TPCLK TPDATA
C56 12P_4
CS#
MBCLK MBDATA
2 1
D9 BAS316
2 1
D13 BAS316
2 1
D12 BAS316
2 1
D7 BAS316
2 1
D6 BAS316
R28 20M_4
Y1
32.768KHZ
U11
6
SCL
5
SDA
7
WP
*NM24C08
A0 A1 A2
VCC
GND
551_KBSMI#
551_SCI#
551_GATEA21 551_RCIN#
R29 121K/F_4
C39 12P_4
1 2 3
8 4
4
+3VALW +3VA LW_551
R30 0_8
PCB Footpri nt = RC 0805
C77 .1U/10V_4
7 8
9 15 14 13 10 18 19 22 23
31
5
6
71 72 73 74 77 78 79 80
49 50 51 52 53 56 57 58 59 60 61 64 65 66 67 68
105 106 107 108 109
110 111 114 115 116 117 118 119
551_32KX1
158
551_32KX2
160
62 63 69 70 75 76
148 149 155 156
T87
3
4 27 28
173 174
+3VALW
47
4
C72
.1U/10V_4
U17
SERIRQ LDRQ LFRAME LAD0 LAD1 LAD2 LAD3 LCLK LREST SMI PWUREQ
IOPD3/ECSCI
GA20/IOPB5 KBRST/IOPB6
KBSIN0 KBSIN1 KBSIN2 KBSIN3 KBSIN4 KBSIN5 KBSIN6 KBSIN7
KBSOUT0 KBSOUT1 KBSOUT2 KBSOUT3 KBSOUT4 KBSOUT5 KBSOUT6 KBSOUT7 KBSOUT8 KBSOUT9 KBSOUT10 KBSOUT11 KBSOUT12 KBSOUT13 KBSOUT14 KBSOUT15
TINT TCK TDO TDI TMS
PSCLK1/IOPF0 PSDAT1/IOPF1 PSCLK2/IOPF2 PSDAT2/IOPF3 PSCLK3/IOPF4 PSDAT3/IOPF5 PSCLK4/IOPF6 PSDAT4/IOPF7
32KX1/32KCLKOUT 32KX2
IOPJ2/BST0 IOPJ3/BST1 IOPJ4/BST2 IOPJ5/PFS IOPJ6/PLI IOPJ7/BRKL_RSTO
IOPM0/D8 IOPM1/D9 IOPM2/D10 IOPM3/D11 IOPM4/D12 IOPM5/D13 IOPM6/D14 IOPM7/D15
SEL0 SEL1 CLK
AJ975510F06
16
VDD
VCC134VCC245VCC3
Host interface
Key matrix scan
JTAG debug port
PS2 interface
PORTJ-2
PORTM
GND117GND235GND346GND4
L14 FBM2125HM330
123
136
157
166
VCC4
VCC5
VCC6
PORTD-1
PORTE
GND5
GND6
GND7
122
159
167
137
REF3V VCCRTC
Q15
1
*2N7002_NC
2
3
C88
551_AVCC
.1U/10V_4
95
AVCC
AD Input
DA output
PWM or PORTA
PORTB
IOPB7/RING/PFAIL
PORTC
IOPC4/TB1/EXWINT22 IOPC6/TB2/EXWINT23
IOPD0/RI1/EXWINT20 IOPD1/RI2/EXWINT21
IOPE6/LPCPD/EXWIN45
IOPE7/CLKRUN/EXWINT46
IOPH2/A2/BADDR0 IOPH3/A3/BADDR1
PORTH
PORTI
PORTJ-1
PORTD-2
PORTK
PORTL
AGND
NC212NC320NC421NC585NC686NC791NC892NC997NC10
NC1
96
11
161
VBAT
IOPE0AD4 IOPE1/AD5 IOPE2/AD6 IOPE3/AD7
DP/AD8 DN/AD9
IOPA0/PWM0 IOPA1/PWM1 IOPA2/PWM2 IOPA3/PWM3 IOPA4/PWM4 IOPA5/PWM5 IOPA6/PWM6 IOPA7/PWM7
IOPB0/URXD
IOPB1/UTXD
IOPB2/USCLK
IOPB3/SCL1
IOPB4/SDA1
IOPC0 IOPC1/SCL2 IOPC2/SDA2
IOPC3/TA1 IOPC5/TA2
IOPC7/CLKOUT
IOPD2/EXWINT24
IOPE4/SWIN
IOPE5/EXWINT40
IOPH0/A0/ENV0 IOPH1/A1/ENV1
IOPH4/A4/TRIS
IOPH5/A5/SHBM
IOPH6/A6 IOPH7/A7
IOPI0/D0 IOPI1/D1 IOPI2/D2 IOPI3/D3 IOPI4/D4 IOPI5/D5 IOPI6/D6 IOPI7/D7
IOPJ0/RD
IOPJ1/WR0
SELIO
IOPD4
IOPD5
IOPD6
IOPD7
IOPK0/A8
IOPK1/A9 IOPK2/A10 IOPK3/A11 IOPK4/A12
IOPK5/A13/BE0 IOPK6/A14/BE1
IOPK7/A15/CBRD
IOPL0/A16 IOPL1/A17 IOPL2/A18 IOPL3/A19
IOPL4/WR1
C81 1U/10V_6
AD0 AD1 AD2 AD3
DA0 DA1 DA2 DA3
98
C50 .1U/10V_4
81 82 83 84 87 88 89 90 93 94
99 100 101 102
32 33 36 37 38 39 40 43
153 154 162 163 164 165
168 169 170 171 172 175 176 1
26 29 30
2 44 24 25
124 125 126 127 128 131 132 133
138 139 140 141 144 145 146 147
150 151
152 41
42 54 55
143 142 135 134 130 129 121 120
113 112 104 103 48
3
C48
C87 .1U/10V_4
I/O Address
(HCFGBAH, HCFGBAL)+1
Reserved
C49 .1U/10V_4
TEMP_MBAT 37
RF_SW# 24 BT_SW# 24
SUSC# 13
CC-SET 37 CV-SET 37 BRIGHT 18
SCROLED# 24 VFAN 27
SYSSPKOFF# 28,29
AMP_MUTE# 2 9 BT1# 24 BT2# 24
PR_INSERT# 13,31 PWR_BLUE# 24
MBCLK 5, 37 MBDATA 5,37 PLTRST# 8,12,13,20,31
REFON 37 LID551# 18
FANSIG 27 EC_FPBACK# 18
ICH_PWROK 13
ACIN 37
NBSWON# 24 SUSB# 13
CLKRUN# 12,24,25,31
IOSEL# is NC now
Data
10U/10V_8
Should have a 0.1uF capacitor close to every GND-VCC pair + one larger cap on the supply.
TEMP_MBAT
T103 T101 T102
T100 T99
T98
BT1# BT2#
MBCLK MBDATA
R37 0_4
EC_FPBACK# MAX6657_AL
R41 0_4
HOLD# ACIN 551_PME#
NBSWON# SUSB# 551_LPCPD# CLKRUN#
ENV0 ENV1 BADDR0 BADDR1 TRIS SHBM A6 A7
D0 D1 D2 D3 D4 D5 D6 D7
RD#
WR# IOSEL#
T88
SUSLED_BLUE# 19 SUSLED_AMBER# 19 D/C# 37 BL/C# 37
A8 A9 A10 A11 A12 A13 A14 A15
A16 A17 A18
ENV1
R31 1 0K-0402
BADDR0
R32 *10K _4_NC
BADDR1
R33 *10K _4_NC
SHBM
R34 1 0K-0402
BADDR1-0
3
0 0 0 1 1 0 1 1
Index
2E 4E
(HCFGBAH, HCFGBAL)
2F 4F
+3VALW_551
C47 .1U/10V_4
CIRON
R70 10K-0402
+3VALW
C58 .1U/10V_4
4
U30
NC7SZ08-UHS
Item44
D5 BAS316
Power LED controll
+3VALW
2
+3VALW
R5 1K-0603
3VH_551
+3VALW
C400
.1U/16V_6
5
1 2
3
Check all wake up event buttons
TX_551
21
DNBSWON# 13
+3VALW
R74
4.7K_4
+3V_S5
2
NBSWON#
SUSB#
ACIN
+3VALW
Q16 PDTC144EU
13
D3 BAS316
2 1
D1 BAS316
2 1
*551_DEBUG_NC
LAN_PME# 25
13
2
HWPG 3 4,35,36
CN14
1 2
5
3
6
4
Q4
PDTA124EU
R8 100K_4
ENV0 ENV1 BADDR0 BADDR1 TRIS SHBM A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17
CS# RD# WR#
13
MBCLK MBDATA
Item15
FLASH
1.AMD-29LV081B requ ire MAX 500nS Tready for it's h ardware reset.And MAX6326_UR29 has >100mS reset timing.So we can tie it's reset# pin to +3VALW directly.
2.SIO has internal 20 mS delay of VCC1_PWROK
2
8Mbit (1M Byte),NO PLCC TYPE
AMD :Pin 10 is RESET# ; Pin12 is RY/BY# SST :Pin1 0,12 are NC
CS#
RD#
WR#
Item15
21 20 19 18 17 16 15 14
8 7
36
6 5 4 3 2
1 40 13 37
22 24
9
U7
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19
CE# OE# WE#
SST39VF080
25
D0
26
D1
27
D2
28
D3
32
D4
33
D5
34
D6
35
D7
10
RESET#/NC
12
RY/BY#/NC
29
NC1
38
NC2
11
NC3
31
VCC
30
VCC
23
GND
39
GND
Size Docum e n t N u mb er Re v
Date: Sheet
D0 D1 D2 D3 D4 D5 D6 D7
VCC1_PWROK
T86 *P AD
+3VALW
12
C28 .1U/10V_4
Quanta Computer Inc.
KBC 87551 & Flash
1
Q3 PDTA124EU
2
13
+3VRUN
R39
Q8
2N7002
R35 4.7K_4 R36 4.7K_4
U10
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17
CE# OE# WE#
*PLCC32
VPP
VCC
GND
3
1
D0 D1 D2 D3 D4 D5 D6 D7
10K-0402
MAX6657_AL
12 11 10
9 8 7 6
5 27 26 23 25
4 28 29
3
2 30
22 24 31
CO-layou t with U7
+3VALW
R21 10K-0402
12
C23 .1U/10V_4
12
C29 .047U/10V_4
PROJECT : ED2
1
Q1
PDTA124EU
2
+3VALW
13 14 15 17 18 19 20 21
1
+3VALW
32
16
Item15
32 38Friday, Oc t o ber 22, 2004
BT2#
BT1#
2
HOLD#
MAX6657_AL# 5
D0 D1 D2 D3 D4 D5 D6 D7
A18
of
C2A
5
4
3
2
1
value provied
2.67% offset;
+3VRUN +5VRUN
old value was for old 4.62%
1 2
3
1
PQ3
CH2507S
offset.
2
*61.9K/F_NC
3
1
CH2507S
PR25
PR2 42.2K/F
3
2
PQ1
CH2507S
1
PQ2
4.7U/10V_8
12
12
PR21 *30.1K/F_NC
PBOOT
DPRSLPVR
VRON32
PR1 30K
2
PR13 100K
D D
STP_CPU#6 , 13,17
+3VRUN
PR12
2.2K
IMVP_PWRGD
PC8 *.1U_NC
C C
Set up for constant-ripple mode. Was constantfrequency mode
CPU_VID56 CPU_VID46 CPU_VID36 CPU_VID26 CPU_VID16 CPU_VID06
IMVP_PWRGD8,13
DPRSLPVR13
CLK_EN#17
+3VRUN
20 mil Trace list for layout
Added filter for PBOOT
B B
VID 5
0 0 0 0 0 0 1 1 1 1 11 1 1
V I D
VID 4
VID 3
0
1 1
1 1
1
1
1 0 1
1 1
1 0
0
0
0 0
0
0
1 1
0
1
0 1
0
VID 2
VID 1
1 0
0 1 1 1 0 0 1 0 0 1 0
Vcore
VID 0
V
1
1.340
1
0
1.324
0 1
0
1.292
1.260
0
0
1.244
1
0 1
1.212
1
0
1
1.180
1
1
1.148
1
0
1.100
1
1.052
0
1.020
1 0
1
0.972
0
0.940
0
PC12 1000P
DPRSLPVR13
CLK_EN#17
12
PC13 1000P
VDPR
CMPRF
PC1
BG waveforms improved. may delete from future revision.
+5VRUN
PR8 10
1 2
CPU_VID5 CPU_VID4 CPU_VID3 CPU_VID2 CPU_VID1 CPU_VID0
IMVP_PWRGD
PBOOT
VDPR DPRSLPVR
HYS
SS_C
12
PR20
22.1K/F
12
PR22 20K/F
12
PR23
31.6K/F
Change to NOR GATE
VHCORE
PR5 332/F
CORE
PC4 330P
1 2
*100K_NC
PU1
21
VCCA
9
VID5
10
VID4
11
VID3
12
VID2
13
VID1
14
VID0
16
PWRGD
6
PBOOT
25
ENPAD
5
VDPR
4
DPRSL
7
CLK_ENABLE#
8
HYS
15
SS
PC9 .01U
9/3 for core funtion
12
PR139
0_6
21
1 2
PD2 RB551
PR6
PR24
3.3-0805
3
17
28
BST
TG
V5_1
CORE
DRN
BG
SC451
PGND
CL
CMP
CLRF
CMPRF
DAC
GND
19
Item68
9/3 for core funtion
+5VRUN
5
PU10
2 1
*NC7SZ02_NC
3
4
2
PC16
4.7U/10V_8
2
1
27
26
24
23
22
20
18
SS_C
3
1
BST1_VCORE
DH_VCORE
LX_VCORE
DL_VCORE
CL
CMP
CLRF
CMPRF
DAC
CL
CORE
PQ56 *CH2507S_NC
+3VRUN
PC15 .1U
PC14
1U-0805
PR9 1.54K/F
PR4 750/F
PR10 511/F
PC2 1000P
PC7 220P_6
Item68
PR14
*10K_NC
CPU_VID5
AOD404
AOD414
12
12
CMP
CPU_VID4
PQ7
43
1
PQ5
AOD414
43
1
PR7 1.54K/F
PR11 1.82K/F
12
CLRF
PC6 270P
PR15
*10K_NC
CPU_VID3
PQ6
*AOD404_NC
1
PQ4
1
12
12
CMPRF
PC5 220P_6
PR16
*10K_NC
43
43
PC3 680P
CPU_VID2
VIN8
PC20
PC25
.1U-0805
.1U-0805
0.68uH(ETQP6FOR6BF) PL9
PD1 SSM14
2 1
VH_R1
PR19
*10K_NC
CPU_VID1
PR18
*10K_NC
PC24 2200P
VH_L1
CPU_VID0
PC26 .1U-0805
2mR-7520
1 2
1P 2P
PC17
4.7U/10V_8
12
PR26 0_6
PR17
*10K_NC
PC22
10U/25V-1210
PR115
PR3 0_6
9mOhm 7343 SP
12
10U/25V-1210
PC21
10U/25V-1210
2 1
+
PC10
*470U/2V-7343_NC
PD3 SSM14
PC23
PC11
+
470U/2V
9mOhm 7343 SP
VHCORE
PL1
HI0805R800R-00
PL2
HI0805R800R-00
VHCORE
PC107
+
470U/2V
9mOhm 7343 SP
PC19 .01U
VIN
160mil
PC18 .01U
A A
Size Docum e n t N u mb er Re v
CPU CORE (SC451)
5
4
3
2
Date: Sheet
PROJECT : ED2
Quanta Computer Inc.
of
1
33 38Friday, Oc t o ber 22, 2004
C2A
5
4
3
2
1
CSL3 CSH3
PC121
10U/25V-1210
1P 2P
120mil
43
PL16 STQ125A-7233A
1 2
0.015-3720
VIN1
10U/25V-1210
LX15
15mil
21
PR120
PC124
PC72 .1U-0805
PD18 EP05FA20
2 1
0.01-3720 PR133
1 2
1P 2P
PC115
560U/4V
TYPE SVPC
15mil
PL14
PQ36
SI4800DY
241
241
VIN1
+15VALW
12
PC68 .1U-0805
160mil
12
+
PC85
4.7U/16V-1206
PC135
390U/6.3V
Item69
PL5
HI0805R800R-00
10U/25V-1206
12
PC57
+
*100U/6.3V_NC
<Type> CC3528
12
4.7U/16V-1206
12
+
VIN
PC71
PC84
12
PC86
+
*100U/6.3V_NC
<Type> CC3528
160mil
PC54 .1U
PC73 1000P
+3VALW
PC90 .1U
+5VALW
+12VRUN
3
1
+15VALW
1632REF
PR89
0_6
PR90
0_6
PQ49
IRLML5103
19V
VL
PR123
3.32K/F
PR121 10K/F
PR122 0_6
20mil
PR86 *0_NC
PR124
PD16 ZD5.6V
2 1
PR83
1K-0603
*4.7U/25V- 1206_NC
SYS_RESET#
PR80 100K
PR77 0_6
PU5
1
CSH3 CSL3 FB3 12OUT VDD SYNC TIME/ON5 GND REF SKIP­RESET­FB5 CSL5 CSH5
MAX1632A
RUN/ON3
BST3
SHDN-
PGND
BST5
DH3
LX3
DL3
V+ VL
DL5
LX5
DH5
SEQ
2 3 4
6/7
5 6
PR87 0_6
7 8
9 10 11 12
0_6
13 14
0512
PR85
V+
12mil
12
PC63
28 27 26 25 24 23 22
15mil
21 20 19
BST5
18 17 16 15
15mil
15mil
PC64 .1U-0805
VL
3
12
PC66
4.7U/16V-1206
LX3
DH3
DL3
BST3
10
12
PC123 .01U
15mil
15mil
PC118 .1U/50V
15mil
2
PD22
DAP202U
15mil
1
PC120 .1U/50V
LX5
DH5
DL5
Item16
120mil
G1
D1
1
D1 S1/D2
2
G2
3
S2
4
PQ35 AO 4916
120mil
8 7 6 5
10UH-MSCDR1-104R
9/3 change MOSFET
578
Item70
3 6
120mil 160mil
578
PQ50
AO4704
3 6
PC119 100P
D D
MAX6657_OV#5,27
PR78 *0_NC
15mil
2
+12VALW
2
PQ31
DTC144EU
PC65
4.7U/16V-1206
1 3
15mil
12
PR125 0_6
PC67
4.7U/16V-1206
PR82 220K
12
MAINON32,36
+5VSUS
C C
R301 10K_4
HWPG3 2,35, 36
+3VALW
876
123
MAIND
+5VALW
876
123
SUSD MAIND
PC58 .1U
PC62 .1U
PC91 .1U
PC132 .1U
5
4
5
4
PQ30 AO4812
PQ55 AO4812
SUSD
+3VSUS
+3VRUN
+5VRUN
+5VSUS
CSH5
CSL5
B B
PR71 1M
2
S5_ON32
A A
PQ26
DTC144EU
1 3
5
PR72 1M
MAINON
MAINON32,36
2
PQ16
DTC144EU
2
PQ22
CH2507S
+3V_S5VIN
PR67 22-0805
3
1
1 3
2
PQ25
CH2507S
PR60
PR61
PR69 1M
3
1
1M
1M
PQ29
1 2 3
SI5402
PR63
22-0805
3
CH2507S
1
2
PQ19
4
2
+3VALW+15VALW
PC116 .1U
8 7 6 54
+VCCPVHCORE +1 _ 25VR UN +1_5VRUN +3VRUN +5VRUN
PR66
22-0805
3
PQ21
CH2507S
1
PC53 .1U
+3V_S5
PR73
22-0805
PQ27
CH2507S
2
2
PQ43
DTC144EU
PR64
3
CH2507S
1
1 3
22-0805
2
PQ18
3
SUSON32,35,36
+2_5VRUNVIN +15VALW
PR68
3
2
CH2507S
1
22-0805
PQ24
PR70
22-0805
PQ23
CH2507S
3
2
1
3
2
1
3
1
PR62
22-0805
PQ17
CH2507S
PR136
1M
PR135
1M
+2_5VSUS+1_25VSUS +3VSUS +5VSUS +15VALWVIN +1_5VSUS
PR126
22-0805
3
2
PQ51
CH2507S
1
PR94
22-0805
3
2
PQ38
CH2507S
1
2
PR97
22-0805
3
2
PQ41
CH2507S
1
PR95
1M
SUSD
3
2
PQ40
CH2507S
1
Size Docum e n t N u mb er Re v
Date: Sheet
PROJECT : ED2
Quanta Computer Inc.
5V/3.3V(MAX1632A)
1
C2A
of
34 38Friday, Oc t o ber 22, 2004
3
2
1
MAIND 35,36
PR129
22-0805
PQ53
CH2507S
PR127 22-0805
3
2
PQ52 CH2507S
1
PR65
1M
3
2
PQ20
CH2507S
1
5
D D
PR92
1M
SUSON32,34,36
HWPG32,34,36
C C
PR96 0_6
PC75 .1U
PC74 1000P
12
PC77 .47U/10V_6
12
4
PR128 0_6
+5VSUS
PR93 10
PU7
1
EN/PSV
2
VIN
3
VOUT
4
VCCA
5
FBK
6
PGOOD
7
GND
SC1470
+5VALW
Item71
PR132 *0_6_NC PR134 0_6
PC76 .1U
14
BST
13
DH
12
LX
11
ILIM
10
VDDP
9
DL
8
PGND
21
12
PC130
PD23
SW1010C
4.7U/10V_8
PC134
.1U-0805
DH-1.5V LX-1.5V
PR99 27. 4K /F
DL-1.5V
3
9/3 change MOSFET
578
PQ46
SI4800DY
3 6
241
578
PQ45
AO4704
2 1
3 6
241
PC104
.1U-0805
Item72
PL18
2.5UH-MSC DR 1-104R
PD24
*SSM14_NC
VIN3
+
12
TYPE SVPC
PC105 10U/25V-1206
PC131 560U/4V
PL8 H I 0 805R800R-00
PC106 10U/25V-1206
12
+
PC88 *150U/4V_NC
<Type> CC3528
2
PC80 10U/10V_8
PR130 20K/F
PR131 10K/F
VIN
7A
+1_5VSUS
PC126 *.1U_NC
1
578
MAIND34,36
B B
A A
5
4
3
+1_5VSUS
PQ54 AO4418
3 6
241
+1_5VRUN
PC125 .1U
Size Docum e n t N u mb er Re v
2.5VSUS / +1.25TERM
2
Date: Sheet
PROJECT : ED2
Quanta Computer Inc.
of
1
35 38Friday, Oc t o ber 22, 2004
C2A
5
D D
4
3
2
1
PC98
PR101
11K/F
8.5A
+VCCP
PC92
*100P_NC
PR100 10K/F
VIN
PL6 HI0805R 800R-00
10U/25V-1210
9/3 short jamp del
C C
12
+
+
Item73
PC60
B B
PC61
.1U
.01U
PC70
*470U/2.5V-7343_NC
MAINON32,34
+2_5VSUS
+2_5VRUN
PR98 0_6
PC129 10U/10V_8
PC122 560U/4V
TYPE SVPC
PC78
Item74
PL15
3R8UH-MSCDR1-104R
*SSM14_NC
SUSON32,34,35
HWPG32,34,35
+
PC128 .1U
VIN5
9/3 change MOSFET
PC87
.1U-0805
PD17
2 1
PQ37
AO4704
SUSON
HWPG
PU8
2
SD
5
VDDQ
6
AVIN
VSENSE
7
PVIN
GND1TGND
G2996
9
241
241
VREF
PQ39 SI4800DY
578
3 6
578
VIN5
3 6
+5VSUS
+5VALW
4
3 8
VTT
1000P
VCCP_DL VCCP_DH
+5VSUS
PR102 0_6 PC93 1U / 10V_6
VCCP_LX
PC97 .1U-0805
PR110 0_6
PR109 *0_NC
+
PC79 .1U
PC82 .1U
PC81 10U/10V_8
20mil 20mil
+1_25VSUS
12
PC133
+
*150U/4V_NC
<Type> CC3528
PD20
21
SW1010C
15mil
PR138 0_6
PR103 1M
15mil
PR137 15K/F
20mil
PC102 1U/10V_6
+1_25VRUN
VDDP1
VCCP_BST
TON2
VCCA2 HWPG
PR108 10K/F
VCCP_FBK
1 2 3 4 5 6 7 8
9 10 11 13 12 14
PR106
40.2K/F
PU9 SC1485
PGND1 DL1 VDDP1 ILIM1 LX1 DH1 BST1 EN/PSV2 TON2 VOUT2 VCCA2 PGOOD2 FBK2 AGND2
PC100
*100P_NC
AGND1
PGOOD1
FBK1 VCCA1 VOUT1
TON1
EN/PSV1
BST2
ILIM2 VDDP2
PGND2
DH2
LX2
DL2
HWPG
28 27 26 25 24 23 22 21 20 19
PR107 15K/F
18 17 16 15
VCCA1
TON1
PR104 750K/F PR105 0_6
2.5V_BST
2.5V_LX
VDDP2
MAIND34,35
+5VSUS
15mil
PD21
2 1
PC103
SW1010C
1U/10V_6
+5VALW
PR112
0_6
PC94 1U/10V_6
PC99 .1U-0805
15mil
2.5V_BAK
578
3 6
241
PR111
*0_NC
MAINON
PR113 *0_NC
PR114 0_6
+2_5VSUS
PQ28 AO4418
+2_5VRUN
PC56 .1U
VIN5
PC95
10U/25V-1206
.1U-0805
9/3 change MOSFET
Item74
VIN5
MAINON 32,34
2.5V_DH
20mil
+5VALW
+5VSUS
2.5V_DL
20mil
PC89
HI0805R800R-00
578
3 6
241
578
3 6
241
PQ42 SI4800DY
PQ44 AO4704
PL7
2R5UH-MS CD R1- 104R
PD19 *SSM14_NC
2 1
VIN
TON2
PL17
PC136 *10U/25V-1206_NC
PC101 1000P
PC127 .1U
TON1
PC96 1000P
9/3 short jamp del
Item73
12
+
+
PC137 560U/4V
TYPE SVPC
PC83
*470U/2.5V- 7343_NC
+2_5VSUS
A A
Size Docum e n t N u mb er Re v
5
4
3
2
Date: Sheet
PROJECT : ED2
Quanta Computer Inc.
+VCCP/+1.25V/+2.5V
1
C2A
of
36 38Friday, Oc t o ber 22, 2004
5
L53
*27NH Q=1 2 IDC=300ohm
CN17
145
D D
POWERJACK(IDJ-D14-B2)
VAD
C C
B B
PR42 22K
PC42 220P_6
A A
VIN
REFON32
3 2
PR41 18K/F
5
4
321 6
1
OSC 200KHz
PQ9
1 6 2 3
IMD2
IMZ2
IMD
PQ10
.1U-0805
PC40
.01U
PR46
47K
+
-
5
12
PC44
PC41
PL3
.1U-0805
HI0805R800R-00
PL4
HI0805R800R-00
21
PD5
2
DA204U
1
PR45 47K
PR44 10K-0603
REFP REF3V
REFP 32
PC34 .1U-0805
7 6
LM339 PU2B
5 4
3
20mil
C549
1 2
*33P_4
.1U-0805
PD6 SW1010C
PC37 .1U-0805
VL
PC46
VH
PC36 10U/10V_8
Item64
VA
12
PC43 .01U
PR47 1K-0603
2
1 2
MAX8877
PD7
SBM1040
1 2
21
PD9 SW1010C
PR52 1K-0603
5
4
321 6
PU2A
312
5
+
4
-
LM339
PU3
Vin GND SD3BP
Vout
PC48
220P_6
PQ11 IMZ2
AC
VA1
3
SSM24
5
4
VA1
300mil
PR53 100K
PD12
REF3V
PC31 .1U
2
5 4
2 1
CC-SET32
321
PR43 47K
PC38 4700P
876
2 1
Item75
10mil
PC32
.1U
4
4
PQ12 DTC144EU
1 3
Item75
PR49
665/F
PR48
0.02-3720
VA2
PL10
HI0805R800R-00
VA3
PC109 .1U-0805
PQ47 AO4411
change charger current
PL11
10UH-MSCDR1-104R
PD11
SSM24
Item75
PC39
.1U-0805
PC35 10U/10V_8
PR33 47K
PC29 .1U
REF3V 32
PR54 182K/F
PC45 1000P
PC49 10U/25V-1206
12
PC110
+
10U/25V-1206
PR119
0.02-3720
PR117 118/F
PR34
10K-0603
9 8
ACIN32
Item75
+
-
PR27
6.8K
12 1P2P
PC27
.1U
14
PQ15
2SA1576A
PR118
118/F
PU2C
LM339
VAD
5
+
6
-
PR116
10K/F-0603
1.82K/F
13
21
LM358AM
PR35
4.7K_6
PR28
10K-0603
.1U-0805
PR57
PD10 SW1010C
PU4B
7
PC108
.01U
PD4
ZD12V
PC50
2
Item75
PC28
1000P
13
21
VH
PR56
10K-0603
PR51 10K-0603
2
PR59 22K
12
+
-
VH
3 2
PU2D
11 10
LM339
AC
PR30 10K-0603
+
-
13
3
84
.01U
PR58
1.82K/F
PQ13 2SA1576A
PR29
4.99K/F
PR36
100K
3
PU4A LM358AM
1
PC47
PC30 .1U
2
3
1
36K/F
PR37
PD8
SW1010C
2 1
VIN
PR40 169K/F
PQ8 CH2507S
300mil
PQ14 AO4418
12
PC113 .01U
AO4411
BAT-VL1-1
12
+
PC112
*10U/25V-1206_NC
PR32 182K/F
PC33 .1U
FOR 591 CV REAGE REF
PQ48
PR31 20K/F
PR38
7.5K/F PR39
60.4K/D
12
+
PC117
100U/25V
REF3V
876
3 6
241
321
10mil
10mil
578
5 4
PC111 .01U
2
VH
PR55 47K
PR50 *47K_NC
PL12 HI0 805R800R -00 PL13 HI0 805R800R -00
CELL-SET
REF3V 32
CV-SET 32
2
PR79
4.7K_6
CN21
56 4 3 2 1
7
SPE-C14455
PU6B
LM393
1
PQ34 DTC144EU
2
1 3
5
+
7
6
-
MBAT+L1-2
TEMP_MBAT
PR74
330
2 1
CLOSE TO BATTERY CON
REF3V
PR76 10K/F
TEMP_MBAT
12
PC59 .01U
D/C# 32
VL
PR84
2
13
PQ32
DTC144EU
BL/C#32
12
PC51 47P
PR75 330
MBDATA
PD13 ZD5.6V
2 1
Size Docum e n t N u mb er Re v
Date: Sheet
22K
PR81 220K
PC5247P
12
12
PC114.1 U/50V
2 1
MBCLK 5,32
MBDATA 5,32
PD14 ZD5.6V
BATTERY CHARGER
84
+
1
-
PQ33
CH2507S
TEMP_MBAT 32
12
PD15ZD5.6V
PC55 47P
PROJECT : ED2
Quanta Computer Inc.
1
.1U-0805
PU6A
3 2
LM393
2
PC69
REFP
PR91
220K
REF3V
3
PR88
180K/F
1
MBAT+
C2A
of
37 38Friday, Oc t o ber 22, 2004
Loading...