AUO M170EN05 V2 Specification

Page 1
Global LCD Panel Exchange Center
www.panelook.com
Spec. No.: EN05-v2-0.2
Version: 1
Total pages: 26
Date: 2003-Jan-21
AU OPTRONICS CORPORATION
Product Specifications
17.0” SXGA Color TFT-LCD Module
Model Name: M170EN05
V.2
DDBU Marketing Division / AU Optronics Croporation
Customer Checked & Approved by
(C) Copyright AU Optronics, Inc.
January, 2002 All Rights Reserved. M170EN05 v.1 Ver0.2
No Reproduction and Redistribution Allowed.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
www.panelook.com
Page 2
Global LCD Panel Exchange Center
www.panelook.com
Product Specifications
17.0” SXGA Color TFT-LCD Module Model Name: M170EN05
V.2
( ) Preliminary Specifications
) Final Specifications
(
Note: This Specification is subject to change without notice.
(C) Copyright AU Optronics, Inc.
January, 2002 All Rights Reserved. M170EN05 v.2 Ver0.2
No Reproduction and Redistribution Allowed.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
1/26
www.panelook.com
Page 3
Global LCD Panel Exchange Center
i Contents
ii Record of Revision
1.0 Handling Precautions
2.0 General Description
2.1 Display Characteristics
2.2 Functional Block Diagram
2.3 Optical Characteristics
2.4 Pixel format image
3.0 Electrical characteristics
3.1 Absolute Maximum Ratings
3.2 Connectors
3.3 Signal Pin
3.4 Signal Description
3.5 Signal Electrical Characteristics
3.6 Interface Timing
3.6.1 Timing Characteristics
3.6.2 Timing Definition
3.7 Power Consumption
3.8 Power ON/OFF Sequence
4.0 Backlight Characteristics
4.1 Signal for Lamp connector
4.2 Parameter guide line for CCFL Inverter
5.0 Vibration, shock and drop
5.1 Vibration and shock
5.2 Drop test
6.0 Environment
6.1 Temperature and humidity
6.1.1 Operating conditions
6.1.2 Shipping conditions
6.2 Atmospheric pressure
6.3 Thermal shock
www.panelook.com
(C) Copyright AU Optronics, Inc.
January, 2002 All Rights Reserved. M170EN05 v.2 Ver0.2
No Reproduction and Redistribution Allowed.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
2/26
www.panelook.com
Page 4
Global LCD Panel Exchange Center
7.0 Reliability
7.1 Failure criteria
7.2 Failure rate
7.2.1 Usage
7.2.2 Components de-rating
7.3 CCFL life
7.4 ON/OFF cycle
8.0 Safety
8.1 Sharp edge requirement
8.2 Material
8.2.1 Toxicity
8.2.2 Flammability
8.3 Capacitors
8.4 Hazardous voltage
9.0 Other requirements
9.1 Smoke free design
9.2 National test lab requirement
10.0 Mechanical Characteristics
www.panelook.com
(C) Copyright AU Optronics, Inc.
January, 2002 All Rights Reserved. M170EN05 v.2 Ver0.2
No Reproduction and Redistribution Allowed.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
3/26
www.panelook.com
Page 5
Global LCD Panel Exchange Center
www.panelook.com
ii Record of Revision
Version and Date Page Old description New Description Remark
0.1 2002/09/18 All First Edition for Customer All
0.2 2003/01/21 19 Power sequence Power sequence Update
(C) Copyright AU Optronics, Inc.
January, 2002 All Rights Reserved. M170EN05 v.2 Ver0.2
No Reproduction and Redistribution Allowed.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
4/26
www.panelook.com
Page 6
Global LCD Panel Exchange Center
www.panelook.com
1.0 Handling Precautions
1) Since front polarizer is easily damaged, pay attention not to scratch it.
2) Be sure to turn off power supply when inserting or disconnecting from input connector.
3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
7) Do not open nor modify the Module Assembly.
8) Do not press the reflector sheet at the back of the module to any directions.
9) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT-LCD module.
10) After installation of the TFT-LCD module into an enclosure (LCD monitor housing, for example), do not twist nor bend the TFT -LCD module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT -LCD module from outside. Otherwise the TFT -LCD module may be damaged.
(C) Copyright AU Optronics, Inc.
January, 2002 All Rights Reserved. M170EN05 v.2 Ver0.2
No Reproduction and Redistribution Allowed.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
5/26
www.panelook.com
Page 7
Global LCD Panel Exchange Center
www.panelook.com
General Description
This specification applies to the 17.0 inch Color TFT-LCD Module M170EN05.
The display supports the SXGA (1280(H) x 1024(V)) screen format and 262k colors (RGB 6-bits data).
All input signals are 2 Channel LVDS interface compatible.
This module does not contain an inverter card for backlight.
2.1 Display Characteristics
The following items are characteristics summary on the table under 25 к condition:
ITEMS Unit SPECIFICATIONS
Screen Diagonal [mm] 432(17.0") Active Area [mm] 337.920 (H) x 270.336(V) Pixels H x V 1280(x3) x 1024 Pixel Pitch [mm] 0.264 (per one triad) x 0.264 Pixel Arrangement R.G.B. Vertical Stripe Display Mode Normally White White Luminance [cd/m2] 260 (center) @ 7mA Contrast Ratio 450 : 1 (Typ) Optical Response Time [msec] 16 (Typ) Color Saturation 72% NTSC Nominal Input Voltage VDD [Volt] +5.0 V Power Consumption (VDD line + CCFL line) Weight [Grams] 2000 (Typ) Physical Size [mm] 358.5(W) x 296.5(H) x 19.0(D) Electrical Interface Even/Odd R/G/B data, 3 sync signal,
Support Color 262k colors (RGB 6-bit data ) Temperature Range Operating Storage (Shipping)
[Watt] 25W (typ)
(w/o Inverter, All black pattern)
Clock
o
C]
[
o
C]
[
0 to +50
-20 to +60
(C) Copyright AU Optronics, Inc.
January, 2002 All Rights Reserved. M170EN05 v.2 Ver0.2
No Reproduction and Redistribution Allowed.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
6/26
www.panelook.com
Page 8
Global LCD Panel Exchange Center
2.2
Functional Block Diagram
www.panelook.com
The following diagram shows the functional block of the 17.0 inches Color TFT-LCD Module:
LVDS
+ 5V
Connector
Receiver
DC/DC
Converter
LVDS
AU ASIC
Gamma
Correction
Timing
Controller
RSDS
Transmitte
DC POWER
G1
-
G1024
D1 D3840
Inverter
JAE FI-X30S-HF JST BHR-04VS-1 Mating Type: JAE FI-X30S-H Mating Type: SM04(4.0)B-BHS-1-TB
TFT-LCD
1280*(3)*1024
Pixels
-
4 CCFL
(C) Copyright AU Optronics, Inc.
January, 2002 All Rights Reserved. M170EN05 v.2 Ver0.2
No Reproduction and Redistribution Allowed.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
7/26
www.panelook.com
Page 9
Global LCD Panel Exchange Center
2.3 Optical Characteristics
The optical characteristics are measured under stable conditions at 25к (Room Temperature) :
Item Unit Conditions Min. Typ. Max.
Viewing Angle [degree]
Contrast ratio Normal Direction 250 450 -
Response Time (Note 1)
Color / Chromaticity Coordinates (CIE)
Color Coordinates (CIE) White
White Luminance @ CCFL 7.0mA (center) Luminance Uniformity (Note 2) [%] 75 80 ­TCO99 1.5.2B luminance uniformity (Note 3) Crosstalk (in 75Hz) (Note 4) [%] 1.5
Equipment Pattern Generator, Power Supply, Digital Voltmeter, Luminance meter (PR 880, BM-5A) Aperture 1шwith 100cm VD or 2шwith 50cm viewing distance
Test Point Center (ISO point 22)
Environment < 1 lux
www.panelook.com
Horizontal (Right) CR = 10 (Left)
Vertical (Up) CR = 10 (Down)
Horizontal (Right) CR = 5 (Left)
Vertical (Up) CR = 5 (Down)
[msec]
Raising Time - 4 5 Falling Time - 12 20 Raising + Falling - 16 25 Red x 0.61 0.64 0.67 Red y 0.31 0.34 0.37 Green x 0.26 0.29 0.32 Green y 0.58 0.61 0.64 Blue x 0.11 0.14 0.17 Blue y 0.04 0.07 0.10 White x 0.28 0.31 0.34 White y 0.30 0.33 0.36
[cd/m2]
200 260 -
1.7
60 60
60 60
70 70
70 70
70 70
70 70
80 80
80 80
-
-
-
-
-
-
LCD Module
PR-880 /
BM5A /
BM7
measuring distance
Module Driving Equipment
(C) Copyright AU Optronics, Inc.
January, 2002 All Rights Reserved. M170EN05 v.2 Ver0.2
No Reproduction and Redistribution Allowed.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
8/26
www.panelook.com
Page 10
Global LCD Panel Exchange Center
www.panelook.com
Note 1: Definition of Response time:
The output signals of photodetector are measured when the input signals are changed from “ Black” to “ White” (falling time), and from “White” to “ Black” (rising time), respectively. The response time is interval between the 10% and 90% of amplitudes.
ڪۋۏۄھڼۇ ڭۀێۋۊۉێۀ
ٻ100
90
ٻ
R
Tr
ڀ
ٻ
TrD
10
ےۃۄۏۀ
0
ڽۇڼھۆ
ےۃۄۏۀ
Note 2: Brightness uniformity of these 9 points is defined as below:
90 %
50 %
10 %
10 %
50 %
90 %
Minimum Luminance in 9 Points (1-9) Uniformity = ———————————————————— Maximum Luminance in 9 Points (1-9)
Note 3: TCO ’99 Certification Requirements and test methods for environmental labeling of Display Report No. 2 defines Luminance uniformity as below:
((Lmax,+30deg. / Lmin,+30deg.) + (Lmax,-30deg. / Lmin,-30deg.)) / 2
This panel is compatible with TCO99 approbation in luminance uniformity <
(C) Copyright AU Optronics, Inc.
January, 2002 All Rights Reserved. M170EN05 v.2 Ver0.2
No Reproduction and Redistribution Allowed.
1.7, luminance contrast >0.5
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
9/26
www.panelook.com
Page 11
Global LCD Panel Exchange Center
Note 4:
Unit: percentage of dimension of display area
1/2
A
B
www.panelook.com
1/6
1/6
1/2
1/3 2/3
1/2
A’
184 gray level 184 gray level
1/6
B’
0 gray level
1/6
1/3
1/2
2/3
l L
l L
l / LA x 100%= 1.5% max., LA and LB are brightness at location A and B
A-LA
l / LB x 100%= 1.5% max., LA’ and LB’ are brightness at location A’ and B’
B-LB’
2.4: Pixel format image
Following figure shows the relationship of the input signals and LCD pixel format.
1st Line
1024th
1
2
R G B R G B
R G B R G B
1279 1280
R G B R G B
R G B R G B
(C) Copyright AU Optronics, Inc.
January, 2002 All Rights Reserved. M170EN05 v.2 Ver0.2
No Reproduction and Redistribution Allowed.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
10/26
www.panelook.com
Page 12
Global LCD Panel Exchange Center
к
p
3.0 Electrical characteristics
3.1 Absolute Maximum Ratings
Absolute maximum ratings of the module is as following:
Item Symbol Min Max Unit Conditions
Logic/LCD Drive Voltage VIN -0.3 +5.5 [Volt]
Select LVDS data order SELLVDS NC NC [Volt]
CCFL Inrush current ICFLL - 38 [mA]
CCFL Current ICFL - 7.6 [mA] rms
Operating Temperature TOP 0 +50 [oC] Note 1
Operating Humidity HOP 8 95 [%RH] Note 1
Storage Temperature TST -20 +60 [oC] Note 1
Storage Humidity HST 8 95 [%RH] Note 1
www.panelook.com
Note 1 : Maximum Wet-Bulb should be 39к
Relative Humidity %
100
95
80
60
40
20
Storage
range
Operation range
5
0
-20
0 50 60
Tem
and No condensation.
Twb=39к
T=40к,H=95%
T=50к,H=55%
T=60к,H=39%
T=65к,H=29%
Storage
range
erature oC
(C) Copyright AU Optronics, Inc.
January, 2002 All Rights Reserved. M170EN05 v.2 Ver0.2
No Reproduction and Redistribution Allowed.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
11/26
www.panelook.com
Page 13
Global LCD Panel Exchange Center
www.panelook.com
3.2 Connectors
Physical interface is described as for the connector on module.
These connectors are capable of accommodating the following signals and will be following components.
Connector Name / Designation
Interface Connector / Interface card
Manufacturer
Type Part Number
Mating Housing Part Number
Connector Name / Designation
Manufacturer
Type Part Number
Mating Type Part Number
3.3 Signal Pin
Pin# Signal Name Pin# Signal Name
1 RxO0- 2 RxO0+ 3 RxO1- 4 RxO1+ 5 RxO2- 6 RxO2+ 7 GND 8 RxOC-
9 RxOC+ 10 RxO3­11 RxO3+ 12 RxE0­13 RxE0+ 14 GND 15 RxE1- 16 RxE1+ 17 GND 18 RxE2­19 RxE2+ 20 RxEC­21 RxEC+ 22 RxE3­23 RxE3+ 24 GND 25 NC 26 NC 27 NC 28 Power 29 Power 30 Power
JAE or compatible
FI-X30S-HF
FI-X30S-H
Lamp Connector / Backlight lamp
JST
BHR-04VS-1
SM04(4.0)B-BHS-1-TB
(C) Copyright AU Optronics, Inc.
January, 2002 All Rights Reserved. M170EN05 v.2 Ver0.2
No Reproduction and Redistribution Allowed.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
12/26
www.panelook.com
Page 14
Global LCD Panel Exchange Center
www.panelook.com
3.4 Signal Description
The module using a pair of LVDS receiver SN75LVDS82 (Texas Instruments) or compatible. LVDS is a differential signal technology for LCD interface and high speed data transfer device. Transmitter shall be SN75LVDS83(negative edge sampling) or compatible. The first LVDS port(RxOxxx) transmits odd pixels while the second LVDS port(RxExxx) transmits even pixels.
PIN # SIGNAL NAME DESCRIPTION
1 RxO0- Negative LVDS differential data input (Odd data)
2 RxO0+ Positive LVDS differential data input (Odd data)
3 RxO1- Negative LVDS differential data input (Odd data)
4 RxO1+
5 RxO2- Negative LVDS differential data input (Odd data, H-Sync,V-Sync,DSPTMG) 6 RxO2+ Positive LVDS differential data input (Odd data, H-Sync,V-Sync,DSPTMG) 7 GND Power Ground 8 RxOC- Negative LVDS differential clock input (Odd clock)
9 RxOC+ Positive LVDS differential clock input (Odd clock) 10 RxO3- Negative LVDS differential data input (Odd data)
11 RxO3+ Positive LVDS differential data input (Odd data) 12 RxE0- Negative LVDS differential data input (Even clock) 13 RxE0+ Positive LVDS differential data input (Even data) 14 GND Power Ground 15 RxE1- Positive LVDS differential data input (Even data) 16 RxE1+ Negative LVDS differential data input (Even data) 17 GND Power Ground 18 RxE2- Negative LVDS differential data input (Even data) 19 RxE2+ Positive LVDS differential data input (Even data) 20 RxEC- Negative LVDS differential clock input (Even clock) 21 RxEC+ Positive LVDS differential clock input (Even clock) 22 RxE3- Negative LVDS differential data input (Even data) 23 RxE3+ Positive LVDS differential data input (Even data) 24 GND Power Ground 25 NC ­26 NC ­27 NC ­28 POWER Power 29 POWER Power 30 POWER Power
Note: Input signals of odd and even clock shall be the same timing.
Positive LVDS differential data input (Odd data)
LVDS DATA Name Description
DSP Display Timing: When the signal is high, the pixel data shall be valid to be displayed V-S Vertical Sync: Both Positive and Negative polarity are acceptable H-S Horizontal Sync: Both Positive and Negative polarity are acceptable
(C) Copyright AU Optronics, Inc.
January, 2002 All Rights Reserved. M170EN05 v.2 Ver0.2
No Reproduction and Redistribution Allowed.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
13/26
www.panelook.com
Page 15
Global LCD Panel Exchange Center
TI LVDS X’mitter
SN75LVDS83
Signal Name Low(open)
D0 Red0 D1 Red1 D2 Red2 D3 Red3 D4 Red4 D5 Red7 D6 Red5 D7 Green0 D8 Green1
D9 Green2 D10 Green6 D11 Green7 D12 Green3 D13 Green4 D14 Green5 D15 Blue0 D16 Blue6 D17 Blue7 D18 Blue1 D19 Blue2 D20 Blue3 D21 Blue4 D22 Blue5 D23 NA D24 H Sync D25 V Sync D26 Display Timing D27 Red6
www.panelook.com
Module LVDS signal
(interface connector pin7)
(C) Copyright AU Optronics, Inc.
January, 2002 All Rights Reserved. M170EN05 v.2 Ver0.2
No Reproduction and Redistribution Allowed.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
14/26
www.panelook.com
Page 16
Global LCD Panel Exchange Center
www.panelook.com
8bits input: M170EN05 only catch bit 2 to bit 7 for 6 bit display 6bits input data format marked with ( ).
˥˖˟˞ˣ˄
Note:
˥˔ˣ˄
˥˕ˣ˄
˥˖ˣ˄
˥˗ˣ˄
˚˃ʻ˃ʼ ˥ˈʻ˥ˆʼ ˥ˇʻ˥˅ʼ ˥ˆʻ˥˄ʼ ˥˅ʻ˥˃ʼ ʳ˥˄ʻ˃ʼ ˥˃ʻ˃ʼ
˕˄ʻ˃ʼ ˕˃ʻ˃ʼ ˚ˈʻ˚ˆʼ ˚ˇʻ˚˅ʼ ˚ˆʻ˚˄ʼ ʳ˚˅ʻ˚˃ʼ ˚˄ʻ˃ʼ
˗˘ ˩˦ ˛˦
˥˦˩
˕ˊʻ˕ˈʼ ˕ˉʻ˕ˇʼ ˚ˊʻ˚ˈʼ ˚ˉʻ˚ˇʼ ʳ˥ˊʻ˥ˈʼ ˥ˉʻ˥ˇʼ
˥˖˟˞ˣ˅
˥˔ˣ˅
˥˕ˣ˅
˚˃ʻ˃ʼ ˥ˈʻ˥ˆʼ ˥ˇʻ˥˅ʼ ˥ˆʻ˥˄ʼ ˥˅ʻ˥˃ʼ ʳ˥˄ʻ˃ʼ ˥˃ʻ˃ʼ
˕˄ʻ˃ʼ ˕˃ʻ˃ʼ ˚ˈʻ˚ˆʼ ˚ˇʻ˚˅ʼ ˚ˆʻ˚˄ʼ ʳ˚˅ʻ˚˃ʼ ˚˄ʻ˃ʼ
˥˖ˣ˅
˥˗ˣ˅
R/G/B data 7:MSB, R/G/B data 0:LSB
O = “First Pixel Data”
E = “Second Pixel Data”
˥˦˩
˕ˊʻ˕ˈʼ ˕ˉʻ˕ˇʼ ˚ˊʻ˚ˈʼ ˚ˉʻ˚ˇʼ ʳ˥ˊʻ˥ˈʼ ˥ˉʻ˥ˇʼ
˕ˈʻ˕ˆʼ ˕ˇʻ˕˅ʼ ʳ˕ˆʻ˕˄ʼ ˕˅ʻ˕˃ʼ
˕ˈʻ˕ˆʼ ˕ˇʻ˕˅ʼ ʳ˕ˆʻ˕˄ʼ ˕˅ʻ˕˃ʼ
(C) Copyright AU Optronics, Inc.
January, 2002 All Rights Reserved. M170EN05 v.2 Ver0.2
No Reproduction and Redistribution Allowed.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
15/26
www.panelook.com
Page 17
Global LCD Panel Exchange Center
Scaling IC
6 bits+FRC
8 bits LVDS transmitter
0
1
2
3
4
5
0
1
2
3
4
5
6
7
System
LVDS interface
www.panelook.com
Controller IC
8 bits LVDS Receiver
0
1
2
3
4
5
6
7
8 bits RSDS transmitter
M170EN05 module
01
23
45
67
Driver IC
6 bits RSDS receiver driver IC
open
01
23
45
(C) Copyright AU Optronics, Inc.
January, 2002 All Rights Reserved. M170EN05 v.2 Ver0.2
No Reproduction and Redistribution Allowed.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
16/26
www.panelook.com
Page 18
Global LCD Panel Exchange Center
www.panelook.com
3.5 Signal Electrical Characteristics
Input signals shall be low or Hi-Z state when Vin is off It is recommended to refer the specifications of SN75LVDS82DGG (Texas Instruments) in detail.
Each signal characteristics are as follows;
Parameter Condition Min Max Unit
Vth
Vtl
Differential InputHigh Voltage(Vcm=+1.2V)
Differential Input Low Voltage(Vcm=+1.2V)
-100
100
3.6 Interface Timings
Basically, interface timings described here is not actual input timing of LCD module but output timing of SN75LVDS82DGG (Texas Instruments) or equivalent.
3.6.1 Timing Characteristics
Signal Item Symbol MIN TYP MAX Unit DTCLK Freq. Fdck 50 67.5 70 MHz DTCLK Cycle Tck 14.2 14.8 20 ns +V-Sync Frame Rate 1/Tv 56.25 75 77 Hz +V-Sync Cycle Tv 13 13.33 17.78 ms +V-Sync Cycle Tv 1035 1066 2047 lines +V-Sync Active level Tva 3 3 lines +V-Sync V-back porch Tvb 7 38 63 lines +V-Sync V-front porch Tvf 1 1 lines +DSPTMG V-Line m - 1024 - lines +H-Sync Scan rate 1/Th - 80.06 - KHz +H-Sync Cycle Th 800 844 1023 Tck +H-Sync Active level Tha (*1) 4 56 Tck +H-Sync Back porch Thb (*1) 4 124 Tck +H-Sync Front porch Thf 4 24 Tck +DSPTMG Display Pixels n - 640 - Tck
Note: Typical value refer to VESA STANDARD (*1) Tha+Thb should be less than 1024 Tck.
[mV]
[mV]
(C) Copyright AU Optronics, Inc.
January, 2002 All Rights Reserved. M170EN05 v.2 Ver0.2
No Reproduction and Redistribution Allowed.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
17/26
www.panelook.com
Page 19
Global LCD Panel Exchange Center
3.6.2 Timing Definition
www.panelook.com
1688dot
H-S ync
248dot48dot
112dot
DSPTMG
1280dot
V-Sy nc
1H
38H
3H
DSPTMG
3.7 Power Consumption
Input power specifications are as follows;
Symbol Parameter Min Typ Max Units Condition
VDD Logic/LCD Drive
Voltage
IDD VDD current
PDD VDD Power
VDDrp Allowable
Logic/LCD Drive Ripple Voltage
VDDns Allowable
Logic/LCD Drive Ripple Noise
4.5 5 5.5 [Volt]
950 1200 [mA]
4.75 6.6 [Watt] Vin=5V, All Black Pattern
100 [mV]
p-p
100 [mV]
p-p
(C) Copyright AU Optronics, Inc.
January, 2002 All Rights Reserved. M170EN05 v.2 Ver0.2
No Reproduction and Redistribution Allowed.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
18/26
www.panelook.com
Page 20
Global LCD Panel Exchange Center
www.panelook.com
3.8 Power ON/OFF Sequence
Vin power and lamp on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when Vin is off.
Vin
10%
90% 90%
1sec
min.
0 V
15ms max.
50~100ms
10%
10%
Signal
0 V
0 min.
0 min.
10% 10%
Lamp On
0 min.
0 V
250ms
Add white data (the lowest voltage data) at the end data portion while B/L turn-off. The purpose is to discharge panel residual charges. The white pattern time period is near about 50~100ms (About 3~6 frame time).
4.0 Backlight Characteristics
4.1 Signal for Lamp connector
Pin # Signal Name
1 Lamp High Voltage
2
3
4
(C) Copyright AU Optronics, Inc.
January, 2002 All Rights Reserved. M170EN05 v.2 Ver0.2
No Reproduction and Redistribution Allowed.
Lamp High Voltage
No Connection
Ground
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
19/26
www.panelook.com
Page 21
Global LCD Panel Exchange Center
4.2 Parameter guideline for CFL Inverter
Symbol Parameter Min Typ Max Units Condition
(L63) White Luminance 200 260 -
www.panelook.com
[cd/m
2
]
(Ta=25
o
C)
ISCFL CCFL standard current 6.5 7.0 7.5
IRCFL CCFL operation range 3.0 7.0 7.5
[mA]
rms
[mA]
rms
(Ta=25
(Ta=25
o
o
C)
C)
ICFL CCFL Inrush current - 26 34 [mA] Note 1
fCFL CCFL Frequency 40 50 80 [KHz]
ViCFL
o
C)
(0
ViCFL
o
C)
(25
CCFL Ignition Voltage 1700
CCFL Ignition Voltage 1200
[Volt]
rms
[Volt]
rms
(Ta=25
(Ta=25
Note 2
(Ta=0
Note 3
Note 3
o
o
C)
C)
o
C)
TCFL CCFL Dark start time 1.0 sec (Ta=25oC)
o
Note 4
o
Note 4
C)
C)
VCFL
CCFL Discharge Voltage
(Reference)
700 860
[Volt]
rms
PCFL CCFL Power consumption 19.6 25.8 [Watt]
(Ta=25
(Ta=25
Note 1: Duration=50 [msec] Note 2: CCFL Frequency should be carefully determined to avoid interference between inverter and TFT LCD Note 3: CCFL inverter should be able to give out a power that has a generating capacity of over 1700 voltage. Lamp units need 1700 voltage minimum for ignition Note 4: Calculator value for reference (ICFL×VCFL=PCFL) Note 5: Lamp soldering method is required to use “Hook Soldering”.
(C) Copyright AU Optronics, Inc.
January, 2002 All Rights Reserved. M170EN05 v.2 Ver0.2
No Reproduction and Redistribution Allowed.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
20/26
www.panelook.com
Page 22
Global LCD Panel Exchange Center
5.0 Vibration, Shock, and Drop
5.1 Vibration & Shock
Frequency: 10 - 200Hz Sweep: 30 Minutes each Axis (X, Y, Z) Acceleration: 1.5G(10~200Hz P- P) Test method:
5.2 Shock Test Spec:
www.panelook.com
Acceleration (G)
Frequency (Hz)
Active time(min)
Acceleration (G) Active time Wave form Times
Direction: X , Y, Z
1.5
10~200~10
30
50 20
half-sin
1
5.3 Drop test
Package test: The drop height is 60 cm.
6.0 Environment
The display module will meet the provision of this specification during operating condition or after storage
or shipment condition specified below. Operation at 10% beyond the specified range will not cause physical
damage to the unit.
6.1 Temperature and Humidity
6.1.1 Operating Conditions
The display module operates error free, when operated under the following conditions; Temperature 0 Relative Humidity 8% to 95% Wet Bulb Temperature 39.0
0
C to 50 0C
0
C
(C) Copyright AU Optronics, Inc.
January, 2002 All Rights Reserved. M170EN05 v.2 Ver0.2
No Reproduction and Redistribution Allowed.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
21/26
www.panelook.com
Page 23
Global LCD Panel Exchange Center
6.1.2 Shipping Conditions
The display module operates error free, after the following conditions; Temperature -20 Relative Humidity 8% to 95% Wet Bulb Temperature 39.0
6.2 Atmospheric Pressure
The display assembly is capable of being operated without affecting its operations over the pressure range as following specified;
Pressure Note
Maximum Pressure 1040hPa 0m = sea level
Minimum Pressure 674hPa 3048m = 10.000 feet
Note : Non-operation attitude limit of this display module = 30,000 feet. = 9145 m.
6.3 Thermal Shock
The display module will not sustain damage after being subjected to 100 cycles of rapid temperature change. A cycle of rapid temperature change consists of varying the temperature from -20 back again.
Thermal shock cycle -20 60
Power is not applied during the test. After temperature cycling, the unit is placed in normal room ambient for at least 4 hours before powering on.
7.0 Reliability
This display module and the packaging of that will comply following standards.
0
0
C for 30min
0
C for 30min
www.panelook.com
C to 60 0C
0
C
0
C to 600C, and
7.1 Failure Criteria
The display assembly will be considered as failing unit when it no longer meets any of the requirements stated in this specification. Only as for maximum white luminance, following criteria is applicable.
Note : Maximum white Luminance shall be 115 cd/m
2
or more.
7.2 Failure Rate
The average failure rate of the display module (from first power-on cycle till 1,000 hours later) will not exceed 1.0%. The average failure rate of the display module from 1,000 hours until 16,000 hours will not exceed 0.7% per 1000 hours.
(C) Copyright AU Optronics, Inc.
January, 2002 All Rights Reserved. M170EN05 v.2 Ver0.2
No Reproduction and Redistribution Allowed.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
22/26
www.panelook.com
Page 24
Global LCD Panel Exchange Center
7.2.1 Usage
The assumed usage for the above criteria is:
220 power-on hours per month 500 power on/off cycles per month Maximum brightness setting Operation to be within office environment (25
7.2.2 Component De-rating
All the components used in this device will be checked the load condition to meet the failure rate criteria.
7.3 CCFL Life
The assumed CCFL Life will be longer than 30,000 hours, typical value is 40,000 hours under stable condition at
o
25 ± 5 Standard current at 7.0 ± 0.5mA. Definition of life: brightness becomes 50% or less than the minimum luminance value of CCFL.
C;
7.4 ON/OFF Cycle
The display module will be capable of being operated over the following ON/OFF Cycles.
www.panelook.com
0
C typical)
ON/OFF Value Cycles
+Vin and CCFL power 30,000 10 seconds on / 10 seconds off
8.0 Safety
8.1 Sharp Edge Requirements
There will be no sharp edges or comers on the display assembly that could cause injury.
8.2 Materials
8.2.1 Toxicity
There will be no carcinogenic materials used anywhere in the display module. If toxic materials are used,
they will be reviewed and approved by the responsible AU Toxicologist.
8.2.2 Flammability
All components including electrical components that do not meet the flammability grade UL94-V1 in the module will complete the flammability rating exception approval process. The printed circuit board will be made from material rated 94-V1 or better. The actual UL flammability rating will be printed on the printed circuit board.
(C) Copyright AU Optronics, Inc.
January, 2002 All Rights Reserved. M170EN05 v.2 Ver0.2
No Reproduction and Redistribution Allowed.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
23/26
www.panelook.com
Page 25
Global LCD Panel Exchange Center
8.3 Capacitors
If any polarized capacitors are used in the display assembly, provisions will be made to keep them from
being inserted backwards.
8.4 Hazardous Voltages
Any point exceeding 42.4 volts meets the requirement of the limited current circuit. The current through a 2KӨ resistance is less than 0.7 x f (kHz) mA.
9.0 Other requirements
9.1 National Test Lab Requirement
The display module will satisfy all requirements for compliance to
UL 1950, First Edition U.S.A. Information Technology Equipment
CSA C22.2 No.950-M89 Canada, Information Technology Equipment
EEC 950 International, Information Technology Equipment
EN 60 950 International, Information Processing Equipment
9.2 Label
9.2.1 Product label
www.panelook.com
(European Norm for IEC950)
(C) Copyright AU Optronics, Inc.
January, 2002 All Rights Reserved. M170EN05 v.2 Ver0.2
No Reproduction and Redistribution Allowed.
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
24/26
www.panelook.com
Page 26
Global LCD Panel Exchange Center
www.panelook.com
25/26
10.0 Mechanical Characteristics
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
(C) Copyright AU Optronics, Inc.
January, 2002 All Rights Reserved. M170EN05 v.2 Ver0.2
No Reproduction and Redistribution Allowed.
www.panelook.com
Page 27
Global LCD Panel Exchange Center
www.panelook.com
26/26
One step solution for LCD / PDP / OLED panel application: Datasheet, inventory and accessory!
(C) Copyright AU Optronics, Inc.
January, 2002 All Rights Reserved. M170EN05 v.2 Ver0.2
No Reproduction and Redistribution Allowed.
www.panelook.com
Loading...