ANALOG DEVICES AD8554 Service Manual

Zero-Drift, Single-Supply, Rail-to-Rail

–

A

+

A

A

www.BDTIC.com/ADI

Input/Output Operational Amplifiers

FEATURES

Low offset voltage: 1 μV
Input offset drift: 0.005 μV/°C
Rail-to-rail input and output swing
5 V/2.7 V single-supply operation
High gain, CMRR, PSRR: 130 dB
Ultralow input bias current: 20 pA
Low supply current: 700 μA/op amp
Overload recovery time: 50 μs
No external capacitors required

APPLICATIONS

Temperature sensors
Pressure sensors
Precision current sensing
Strain gage amplifiers
Medical instrumentation
Thermocouple amplifiers

GENERAL DESCRIPTION

This family of amplifiers has ultralow offset, drift, and bias
current. The AD8551, AD8552, and AD8554 are single, dual,
and quad amplifiers featuring rail-to-rail input and output swings.
All are guaranteed to operate from 2.7 V to 5 V with a single supply.

The AD855x family provides the benefits previously found only
in expensive auto-zeroing or chopper-stabilized amplifiers.
Using Analog Devices, Inc. topology, these new zero-drift
amplifiers combine low cost with high accuracy. No external
capacitors are required.

AD8551/AD8552/AD8554

PIN CONFIGURATIONS

18

NC

IN

AD8551

IN

V–

45

NC = NO CONNECT

Figure 1. 8-Lead MSOP (RM Suffix)

1

NC

–IN A

2

AD8551

+IN

3

V–

4

NC = NO CONNECT

Figure 2. 8-Lead SOIC (R Suffix)

OUT A

–IN A
+IN A

18

AD8552

V–

45

Figure 3. 8-Lead TSSOP (RU Suffix)

1

OUT A

–IN A

2

AD8552

+IN A

3

V–

4

Figure 4. 8-Lead SOIC (R Suffix)

OUT A

–IN A
+IN A

+IN B
–IN B

OUT B

114

V+

AD8554

78

Figure 5. 14-Lead TSSOP (RU Suffix)

8

7

6

5

8

7

6

5

NC
V+

OUT A
NC

NC

V+

OUT A

NC

V+
OUT B

–IN B
+IN B

V+

OUT B

–IN B

+IN B

OUT D
–IN D
+IN D
V–
+IN C
–IN C
OUT C

1101-001

1101-002

01101-003

01101-004

1101-005

With an offset voltage of only 1 μV and drift of 0.005 μV/°C, the
AD855x are perfectly suited for applications in which error
sources cannot be tolerated. Temperature, position and pressure
sensors, medical equipment, and strain gage amplifiers benefit
greatly from nearly zero drift over their operating temperature
range. The rail-to-rail input and output swings provided by the
AD855x family make both high-side and low-side sensing easy.

The AD855x family is specified for the extended industrial/auto

OUT A

–IN A

+IN A

V+

+IN B

–IN B

OUT B

Figure 6. 14-Lead SOIC (R Suffix)

motive temperature range (−40°C to +125°C). The AD8551
single amplifier is available in 8-lead MSOP and 8-lead narrow
SOIC packages. The AD8552 dual amplifier is available in 8-lead
narrow SOIC and 8-lead TSSOP surface-mount packages. The
AD8554 quad is available in 14-lead narrow SOIC and 14-lead
TSSOP packages.

Rev. D

Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: [phone] www.analog.com
Fax: [phone] ©1999–2008 Analog Devices, Inc. All rights reserved.

1

2

3

4

5

6

7

AD8554

14

13

12

11

10

9

8

OUT D

–IN D

+IN D

V–

+IN C

–IN C

OUT C

01101-006

AD8551/AD8552/AD8554

www.BDTIC.com/ADI

TABLE OF CONTENTS

Features .............................................................................................. 1

1/f Noise Characteristics ........................................................... 17

Applications ....................................................................................... 1 

General Description ......................................................................... 1

Pin Configurations ........................................................................... 1

Revision History ............................................................................... 2

Specifications ..................................................................................... 3

Electrical Characteristics ............................................................. 3

Absolute Maximum Ratings ............................................................ 5

Thermal Characteristics .............................................................. 5

ESD Caution .................................................................................. 5

Typical Performance Characteristics ............................................. 6

Functional Description .................................................................. 14

Amplifier Architecture .............................................................. 14

Basic Auto-Zero Amplifier Theory .......................................... 14

High Gain, CMRR, PSRR .......................................................... 16

Maximizing Performance Through Proper Layout ............... 16

Intermodulation Distortion ...................................................... 17

Broadband and External Resistor Noise Considerations ...... 18

Output Overdrive Recovery ...................................................... 18

Input Overvoltage Protection ................................................... 18

Output Phase Reversal ............................................................... 19

Capacitive Load Drive ............................................................... 19

Power-Up Behavior .................................................................... 19

Applications ..................................................................................... 20

A 5 V Precision Strain Gage Circuit ........................................ 20

3 V Instrumentation Amplifier ................................................ 20

A High Accuracy Thermocouple Amplifier ........................... 21

Precision Current Meter ............................................................ 21

Precision Voltage Comparator .................................................. 21

Outline Dimensions ....................................................................... 22

Ordering Guide .......................................................................... 23

REVISION HISTORY

9/08—Rev. C to Rev. D

Changes to Ordering Guide .......................................................... 23

3/07—Rev. B to Rev. C

Changes to Specifications Section .................................................. 3

2/07—Rev. A to Rev. B

Updated Format .................................................................. Universal

Changes to Figure 54 ...................................................................... 16

Deleted Spice Model Section ......................................................... 19

Deleted Figure 63, Renumbered Sequentially ............................ 19

Changes to Ordering Guide .......................................................... 24

11/02—Rev. 0 to Rev. A

Edits to Figure 60 ............................................................................ 16

Updated Outline Dimensions ....................................................... 20

Rev. D | Page 2 of 24

AD8551/AD8552/AD8554

www.BDTIC.com/ADI

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS

VS = 5 V, VCM = 2.5 V, VO = 2.5 V, TA = 25°C, unless otherwise noted.

Table 1.

Parameter Symbol Conditions Min Typ Max Unit

INPUT CHARACTERISTICS

Offset Voltage VOS 1 5 μV

−40°C ≤ TA ≤ +125°C 10 μV
Input Bias Current IB 10 50 pA

AD8551/AD8554 −40°C ≤ TA ≤ +125°C 1.0 1.5 nA
AD8552 −40°C ≤ TA ≤ +85°C 160 300 pA
AD8552 −40°C ≤ TA ≤ +125°C 2.5 4 nA

Input Offset Current IOS 20 70 pA

AD8551/AD8554 −40°C ≤ TA ≤ +125°C 150 200 pA
AD8552 −40°C ≤ TA ≤ +85°C 30 150 pA

AD8552 −40°C ≤ TA ≤ +125°C 150 400 pA
Input Voltage Range 0 5 V
Common-Mode Rejection Ratio CMRR VCM = 0 V to +5 V 120 140 dB

−40°C ≤ TA ≤ +125°C 115 130 dB
Large Signal Voltage Gain1 AVO RL = 10 kΩ, VO = 0.3 V to 4.7 V 125 145 dB

−40°C ≤ TA ≤ +125°C 120 135 dB
Offset Voltage Drift ΔVOS/ΔT −40°C ≤ TA ≤ +125°C 0.005 0.04 μV/°C

OUTPUT CHARACTERISTICS

Output Voltage High VOH RL = 100 kΩ to GND 4.99 4.998 V
R
R
R
Output Voltage Low V
R
R
R
Output Short-Circuit Limit Current ISC ±25 ±50 mA

−40°C to +125°C ±40 mA
Output Current IO ±30 mA

−40°C to +125°C ±15 mA

POWER SUPPLY

Power Supply Rejection Ratio PSRR VS = 2.7 V to 5.5 V 120 130 dB

−40°C ≤ TA ≤ +125°C 115 130 dB
Supply Current/Amplifier ISY VO = 0 V 850 975 μA

−40°C ≤ TA ≤ +125°C 1000 1075 μA

DYNAMIC PERFORMANCE

Slew Rate SR RL = 10 kΩ 0.4 V/μs
Overload Recovery Time 0.05 0.3 ms
Gain Bandwidth Product GBP 1.5 MHz

NOISE PERFORMANCE

Voltage Noise en p-p 0 Hz to 10 Hz 1.0 μV p-p
e
Voltage Noise Density en f = 1 kHz 42 nV/√Hz
Current Noise Density in f = 10 Hz 2 fA/√Hz

1

Gain testing is dependent upon test bandwidth.

R

OL

p-p 0 Hz to 1 Hz 0.32 μV p-p

n

= 100 kΩ to GND @ −40°C to +125°C 4.99 4.997 V

L

= 10 kΩ to GND 4.95 4.98 V

L

= 10 kΩ to GND @ −40°C to +125°C 4.95 4.975 V

L

= 100 kΩ to V+ 1 10 mV

L

= 100 kΩ to V+ @ −40°C to +125°C 2 10 mV

L

= 10 kΩ to V+ 10 30 mV

L

= 10 kΩ to V+ @ −40°C to +125°C 15 30 mV

L

Rev. D | Page 3 of 24

AD8551/AD8552/AD8554

www.BDTIC.com/ADI

VS = 2.7 V, VCM = 1.35 V, VO = 1.35 V, TA = 25°C, unless otherwise noted.

Table 2.

Parameter Symbol Conditions Min Typ Max Unit

INPUT CHARACTERISTICS

Offset Voltage VOS 1 5 μV

−40°C ≤ TA ≤ +125°C 10 μV
Input Bias Current IB 10 50 pA

AD8551/AD8554 −40°C ≤ TA ≤ +125°C 1.0 1.5 nA
AD8552 −40°C ≤ TA ≤ +85°C 160 300 pA
AD8552 −40°C ≤ TA ≤ +125°C 2.5 4 nA

Input Offset Current I

AD8551/AD8554 −40°C ≤ TA ≤ +125°C 150 200 pA
AD8552 −40°C ≤ TA ≤ +85°C 30 150 pA

AD8552 −40°C ≤ TA ≤ +125°C 150 400 pA
Input Voltage Range 0 2.7 V
Common-Mode Rejection Ratio CMRR VCM = 0 V to 2.7 V 115 130 dB

−40°C ≤ TA ≤ +125°C 110 130 dB
Large Signal Voltage Gain1 AVO RL = 10 kΩ, VO = 0.3 V to 2.4 V 110 140 dB

−40°C ≤ TA ≤ +125°C 105 130 dB
Offset Voltage Drift ΔVOS/ΔT −40°C ≤ TA ≤ +125°C 0.005 0.04 μV/°C

OUTPUT CHARACTERISTICS

Output Voltage High VOH RL = 100 kΩ to GND 2.685 2.697 V
R
R
R
Output Voltage Low VOL RL = 100 kΩ to V+ 1 10 mV
R
R
R
Short-Circuit Limit ISC ±10 ±15 mA

−40°C to +125°C ±10 mA
Output Current IO ±10 mA

−40°C to +125°C ±5 mA

POWER SUPPLY

Power Supply Rejection Ratio PSRR VS = 2.7 V to 5.5 V 120 130 dB

−40°C ≤ TA ≤ +125°C 115 130 dB
Supply Current/Amplifier ISY VO = 0 V 750 900 μA

−40°C ≤ TA ≤ +125°C 950 1000 μA

DYNAMIC PERFORMANCE

Slew Rate SR RL = 10 kΩ 0.5 V/μs
Overload Recovery Time 0.05 ms
Gain Bandwidth Product GBP 1 MHz

NOISE PERFORMANCE

Voltage Noise en p-p 0 Hz to 10 Hz 1.6 μV p-p
Voltage Noise Density en f = 1 kHz 75 nV/√Hz
Current Noise Density in f = 10 Hz 2 fA/√Hz

1

Gain testing is dependent upon test bandwidth.

10 50 pA

OS

= 100 kΩ to GND @ −40°C to +125°C 2.685 2.696 V

L

= 10 kΩ to GND 2.67 2.68 V

L

= 10 kΩ to GND @ −40°C to +125°C 2.67 2.675 V

L

= 100 kΩ to V+ @ −40°C to +125°C 2 10 mV

L

= 10 kΩ to V+ 10 20 mV

L

= 10 kΩ to V+ @ −40°C to +125°C 15 20 mV

L

Rev. D | Page 4 of 24

AD8551/AD8552/AD8554

www.BDTIC.com/ADI

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter Rating

Supply Voltage 6 V

Input Voltage GND to VS + 0.3 V

Differential Input Voltage1 ±5.0 V

ESD (Human Body Model) 2000 V

Output Short-Circuit Duration to GND Indefinite

Storage Temperature Range −65°C to +150°C

Operating Temperature Range −40°C to +125°C

Junction Temperature Range −65°C to +150°C

Lead Temperature Range (Soldering, 60 sec) 300°C

1

Differential input voltage is limited to ±5.0 V or the supply voltage,

whichever is less.

THERMAL CHARACTERISTICS

Table 4.

Package Type θJA θ

8-Lead MSOP (RM) 190 44 °C/W
8-Lead TSSOP (RU) 240 43 °C/W
8-Lead SOIC (R) 158 43 °C/W
14-Lead TSSOP (RU) 180 36 °C/W
14-Lead SOIC (R) 120 36 °C/W

Unit

JC

ESD CAUTION

Stresses above those listed under Absolute Maximum Ratings

may cause permanent damage to the device. This is a stress

rating only; functional operation of the device at these or any

other conditions above those indicated in the operational

section of this specification is not implied. Exposure to absolute

maximum rating conditions for extended periods may affect

device reliability.

Rev. D | Page 5 of 24

AD8551/AD8552/AD8554

www.BDTIC.com/ADI

TYPICAL PERFORMANCE CHARACTERISTICS

180

160

140

120

100

80

60

NUMBER OF AMPL IFIERS

40

20

0
–2.5

–1.5 –0. 5

OFFSET VOLTAGE (µV)

0.5

Figure 7. Input Offset Voltage Distribution at 2.7 V

VSY = 2.7V
V
T

1.5

CM

= 25°C

A

= 1.35V

2.5

01101-007

180

VSY = 5V
V

160

140

120

100

NUMBER OF AMPLIFIERS

= 2.5V

CM

T

= 25°C

A

80

60

40

20

0
–2.5 –1.5 –0.5 1.5

OFFSET VOLTAGE (µV)

0.5 2.5

Figure 10. Input Offset Voltage Distribution at 5 V

01101-010

50

VSY = 5V
T

= –40°C, +25° C, +85°C

A

40

30

20

10

0

INPUT BIAS CURRENT (pA)

–10

–20

–30

012 34

INPUT COMMON-MODE VOLTAGE (V)

+85°C

+25°C

–40°C

Figure 8. Input Bias Current vs. Common-Mode Voltage

1500

V

= 5V

SY

T

= 125°C

A

1000

500

0

–500

–1000

INPUT BIAS CURRENT (pA)

–1500

12

10

8

6

4

NUMBER OF AMPLI FIERS

2

5

01101-008

0

0123456

INPUT OFFSET DRIFT (nV/°C)

VSY = 5V
V

= 2.5V

CM

T

= –40°C TO +125°C

A

01101-011

Figure 11. Input Offset Voltage Drift Distribution at 5 V

10k

VSY = 5V
T

= 25°C

A

1k

100

10

OUTPUT VOLTAGE (mV)

1

SOURCE

SINK

–2000

01234

INPUT COMMON-MODE VOLTAGE (V)

Figure 9. Input Bias Current vs. Common-Mode Voltage

5

01101-009

0.1

0.0001 0.001 0.01 0.1 1 10 100

LOAD CURRENT (mA)

Figure 12. Output Voltage to Supply Rail vs. Load Current at 5 V

Rev. D | Page 6 of 24

01101-012

AD8551/AD8552/AD8554

www.BDTIC.com/ADI

10k

1k

VSY = 2.7V
T

= 25°C

A

800

700

600

TA = +25°C

100

10

OUTPUT VOLTAGE (mV)

1

0.1

0.0001 0.001 0.01 0.1 1 10 100

SOURCE

SINK

LOAD CURRENT (mA)

Figure 13. Output Voltage to Supply Rail vs. Load Current at 2.7 V

0

VCM = 2.5V
V

= 5V

SY

–250

–500

–750

INPUT BIAS CURRENT (pA)

–1000

–75 –50 125–25 100

0255075

TEMPERATURE ( °C)

Figure 14. Input Bias Current vs. Temperature

150

500

400

300

200

100

SUPPLY CURRENT PER AMPLIFI ER (µA)

0

061

01101-013

2345

SUPPLY VOLTAGE (V)

1101-016

Figure 16. Supply Current per Amplifier vs. Supply Voltage

60

VSY = 2.7V

50

40

30

20

10

0

–10

OPEN-LOOP GAIN (dB)

–20

–30

–40

10k 100k 1M 10M 100M

01101-014

C

R

= 0pF

L

=

L

∞

FREQUENCY (Hz)

0

45

90

135

180

225

270

PHASE SHIFT (Degrees)

01101-017

Figure 17. Open-Loop Gain and Phase Shift vs. Frequency at 2.7 V

1.0

VCM = 2.5V
V

= 5V

SY

0.8

0.6

0.4

SUPPLY CURRENT (mA)

0.2

0
–75 –50 125–25 100 150

0255075

TEMPERATURE ( °C)

5V

2.7V

Figure 15. Supply Current vs. Temperature

01101-015

Rev. D | Page 7 of 24

60

VSY = 5V

= 0pF

C

50

L

=

R

∞

L

40

30

20

10

0

–10

OPEN-LOOP GAIN (dB)

–20

–30

–40

10k 100k 1M 10M 100M

FREQUENCY (Hz)

Figure 18. Open-Loop Gain and Phase Shift vs. Frequency at 5 V

0

45

90

135

180

225

270

PHASE SHIFT (Degrees)

1101-018

AD8551/AD8552/AD8554

www.BDTIC.com/ADI

60

50

AV = –100

40

30

AV = –10

20

10

AV = +1

0

–10

CLOSED-LOOP GAIN (dB)

–20

–30

–40

1k

10k 100k 1M 10M100

FREQUENCY (Hz)

Figure 19. Closed-Loop Gain vs. Frequency at 2.7 V

VSY = 2.7V

= 0pF

C

L

= 2kΩ

R

L

01101-019

300

VSY = 5V

270

240

210

180

150

120

90

OUTPUT IMPEDANCE (Ω)

60

30

0

AV = 100

10k 100k 1M 10M100 1k

FREQUENCY (Hz)

Figure 22. Output Impedance vs. Frequency at 5 V

AV = 10

AV = 1

01101-022

60

50

AV = –100

40

30

AV = –10

20

10

AV = +1

0

–10

CLOSED-LOOP GAIN (dB)

–20

–30

–40

1k

10k 100k 1M 10M100

FREQUENCY (Hz)

Figure 20. Closed-Loop Gain vs. Frequency at 5 V

300

VSY = 2.7V

270

240

210

180

150

120

90

OUTPUT IMPEDANCE (Ω)

60

30

0

AV = 100

AV = 10

10k 100k 1M 10M100 1k

FREQUENCY (Hz)

Figure 21. Output Impedance vs. Frequency at 2.7 V

AV = 1

VSY = 5V

= 0pF

C

L

= 2kΩ

R

L

VSY = 2.7V

= 300pF

C

L

= 2kΩ

R

L

= 1

A

V

2µs

01101-020

500mV

01101-023

Figure 23. Large Signal Transient Response at 2.7 V

VSY = 5V

= 300pF

C

L

= 2kΩ

R

L

= 1

A

V

5µs

01101-021

1V

1101-024

Figure 24. Large Signal Transient Response at 5 V

Rev. D | Page 8 of 24

AD8551/AD8552/AD8554

V

www.BDTIC.com/ADI

VSY = ±1.35V

= 50pF

C

L

R

=

∞

L

AV = 1

5µs

50mV

Figure 25. Small Signal Transient Response at 2.7 V

VSY = ±2.5V

= 50pF

C

L

R

=

∞

L

AV = 1

01101-025

45

VSY = ±2.5V
R

= 2kΩ

L

40

T

= 25°C

A

35

30

25

20

15

10

SMALL SIGNAL OVERSHOOT (%)

5

0

10 100 1k 10k

+OS

CAPACITANCE (pF)

–OS

Figure 28. Small Signal Overshoot vs. Load Capacitance at 5 V

0V

V

IN

V

OUT

VSY = ±2.5V

= –200mV p-p

V

IN

(RET TO GND)

= 0pF

C

L

= 10kΩ

R

L

= –100

A

V

01101-028

5µs

50mV

1101-026

Figure 26. Small Signal Transient Response at 5 V

50

VSY = ±1.35V
R

= 2kΩ

45

L

T

= 25°C

A

40

35

30

25

20

15

10

SMALL SIGNAL OVERSHOOT (%)

5

0

10 100 1k 10k

CAPACITANCE (pF )

+OS

–OS

Figure 27. Small Signal Overshoot vs. Load Capacitance at 2.7 V

0V

BOTTOM SCALE: 1V/DIV
TOP SCALE: 200mV/DIV

20µs

1V

01101-029

Figure 29. Positive Overvoltage Recovery

V

IN

0V

VSY = ±2.5V

= 200mV p-p

V

IN

(RET TO GND)

0V

= 0pF

C

L

= 10kΩ

R

L

= –100

A

V

OUT

20µs

BOTTOM SCALE: 1V/DIV

01101-027

TOP SCALE: 200mV/DIV

1V

01101-030

Figure 30. Negative Overvoltage Recovery

Rev. D | Page 9 of 24

AD8551/AD8552/AD8554

www.BDTIC.com/ADI

140

120

100

PSRR (dB)

140

120

100

PSRR (dB)

VSY = ±1.35V

80

60

40

20

0

80

60

40

20

+PSRR

–PSRR

10k 100k 1M 10M100 1k

FREQUENCY (Hz)

Figure 34. PSRR vs. Frequency at ±1.35 V

VSY = ±2.5V

+PSRR

–PSRR

01101-034

CMRR (dB)

140

120

100

80

60

40

20

200µs

VSY = 2.7V

VS = ±2.5V
R
A
V

Figure 31. No Phase Reversal

= 2kΩ

L

= –100

V

= 60mV p-p

IN

1V

01101-031

0

10k 100k 1M 10M100 1k

FREQUENCY (Hz)

1101-032

Figure 32. CMRR vs. Frequency at 2.7 V

140

VSY = 5V

120

100

80

60

CMRR (dB)

40

20

0

10k 100k 1M 10M100 1k

FREQUENCY (Hz)

1101-033

Figure 33. CMRR vs. Frequency at 5 V

0

10k 100k 1M 10M100 1k

FREQUENCY (Hz)

Figure 35. PSRR vs. Frequency at ±2.5 V

3.0

2.5

2.0

1.5

1.0

OUTPUT SWING (V p-p)

0.5

0

10k 100k 1M100 1k

FREQUENCY (Hz)

VSY = ±1.35V

= 2kΩ

R

L

= 1

A

V

THD+N < 1%

= 25°C

T

A

Figure 36. Maximum Output Swing vs. Frequency at 2.7 V

01101-035

01101-036

Rev. D | Page 10 of 24

AD8551/AD8552/AD8554

V

√

√

√

www.BDTIC.com/ADI

5.5

5.0

4.5

4.0

3.5

3.0

2.5

2.0

OUTPUT SWING (V p-p)

1.5

1.0

0.5

0

10k 100k 1M100 1k

FREQUENCY (Hz)

Figure 37. Maximum Output Swing vs. Frequency at 5 V

VSY = ±2.5V

= 2kΩ

R

L

= 1

A

V

THD+N < 1%

= 25°C

T

A

182

156

130

Hz)

104

(nV/

n

e

78

52

26

0

01101-037

0.5

1.0 1.5 2.0 2.5

FREQUENCY (kHz)

Figure 40. Voltage Noise Density at 2.7 V from 0 Hz to 2.5 kHz

VSY = 2.7V

= 0Ω

R

S

01101-040

VSY = ±1.35V

= 10000

A

V

0

1s

2mV

01101-038

Figure 38. 0.1 Hz to 10 Hz Noise at 2.7 V

VSY = ±2.5V

= 10000

A

V

112

96

80

Hz)

64

(nV/

n

e

48

32

16

0

5

10 15 20 25

FREQUENCY (kHz)

Figure 41. Voltage Noise Density at 2.7 V from 0 Hz to 25 kHz

91

78

65

Hz)

52

(nV/

n

e

39

VSY = 2.7V

= 0Ω

R

S

VSY = 5V

= 0Ω

R

S

01101-041

26

1s

2mV

Figure 39. 0.1 Hz to 10 Hz Noise at 5 V

01101-039

13

0

0.5

Figure 42. Voltage Noise Density at 5 V from 0 Hz to 2.5 kHz

Rev. D | Page 11 of 24

1.0 1.5 2.0 2.5

FREQUENCY (kHz)

1101-042

AD8551/AD8552/AD8554

√

√

www.BDTIC.com/ADI

112

96

80

Hz)

64

(nV/

n

e

48

32

16

0

5

10 15 20 25

FREQUENCY (kHz)

Figure 43. Voltage Noise Density at 5 V from 0 Hz to 25 kHz

168

144

120

Hz)

96

(nV/

n

e

72

48

24

0

510

FREQUENCY (Hz)

Figure 44. Voltage Noise Density at 5 V from 0 Hz to 10 Hz

VSY = 5V

= 0Ω

R

S

VSY = 5V

= 0Ω

R

S

150

VSY = 2.7V TO 5.5V

145

140

135

130

POWER SUPPLY REJECTI ON (dB)

125

01101-043

–75 –50 –25 0 25 50 75 100 125 150

TEMPERATURE (° C)

01101-045

Figure 45. Power Supply Rejection vs. Temperature

50

VSY = 2.7V

40

30

20

10

0

–10

–20

–30

SHORT-CIRCUIT CURRENT (mA)

–40

–50

01101-044

–75 –50 –25 0 25 50 75 100 125 150

I

SC–

I

SC+

TEMPERATURE ( °C)

1101-046

Figure 46. Output Short-Circuit Current vs. Temperature

Rev. D | Page 12 of 24

AD8551/AD8552/AD8554

www.BDTIC.com/ADI

100

VSY = 5.0V

SHORT-CIRCUIT CURRENT (mA)

–20

–40

–60

–80

–100

80

60

40

20

0

–75

–50 –25 0

I

SC–

I

SC+

25

TEMPERATURE ( °C)

50 75

Figure 47. Output Short-Circuit Current vs. Temperature

100 125 150

01101-047

250

VSY = 5.0V

225

200

175

150

125

100

75

50

25

OUTPUT VOLTAGE TO SUPPLY RAIL (mV)

0

–75 –50 –25 0 25 50 75 100 125 150

RL = 1kΩ

RL = 100kΩ

RL = 10kΩ

TEMPERATURE (° C)

Figure 49. Output Voltage to Supply Rail vs. Temperature

1101-049

250

VSY = 2.7V

225

200

175

150

125

100

75

50

25

OUTPUT VOLTAGE TO SUPPLY RAIL (mV)

0

–75 –50 –25 0 25 50 75 100 125 150

RL = 1kΩ

RL = 100kΩ

RL = 10kΩ

TEMPERATURE (°C)

1101-048

Figure 48. Output Voltage to Supply Rail vs. Temperature

Rev. D | Page 13 of 24

AD8551/AD8552/AD8554

[

www.BDTIC.com/ADI

FUNCTIONAL DESCRIPTION

The AD855x family of amplifiers are high precision, rail-to-rail
operational amplifiers that can be run from a single-supply
voltage. Their typical offset voltage of less than 1 μV allows
these amplifiers to be easily configured for high gains without
risk of excessive output voltage errors. The extremely small
temperature drift of 5 nV/°C ensures a minimum of offset
voltage error over its entire temperature range of −40°C to
+125°C, making the AD855x amplifiers ideal for a variety of
sensitive measurement applications in harsh operating
environments, such as underhood and braking/suspension
systems in automobiles.

The AD855x family are CMOS amplifiers and achieve their
high degree of precision through auto-zero stabilization. This
autocorrection topology allows the AD855x to maintain its low
offset voltage over a wide temperature range and over its
operating lifetime.

AMPLIFIER ARCHITECTURE

Each AD855x op amp consists of two amplifiers, a main ampli­fier and a secondary amplifier, used to correct the offset voltage
of the main amplifier. Both consist of a rail-to-rail input stage,
allowing the input common-mode voltage range to reach both
supply rails. The input stage consists of an NMOS differential
pair operating concurrently with a parallel PMOS differential
pair. The outputs from the differential input stages are combined
in another gain stage whose output is used to drive a rail-to-rail
output stage.

The wide voltage swing of the amplifier is achieved by using two
output transistors in a common-source configuration. The
output voltage range is limited by the drain-to-source resistance
of these transistors. As the amplifier is required to source or
sink more output current, the r
raising the voltage drop across these transistors. Simply put, the
output voltage does not swing as close to the rail under heavy
output current conditions as it does with light output current.
This is a characteristic of all rail-to-rail output amplifiers.
Figure 12 and Figure 13 show how close the output voltage can
get to the rails with a given output current. The output of the
AD855x is short-circuit protected to approximately 50 mA of
current.

The AD855x amplifiers have exceptional gain, yielding greater
than 120 dB of open-loop gain with a load of 2 kΩ. Because the
output transistors are configured in a common-source
configuration, the gain of the output stage, and thus the open­loop gain of the amplifier, is dependent on the load resistance.
Open-loop gain decreases with smaller load resistances. This is
another characteristic of rail-to-rail output amplifiers.

of these transistors increases,

DS

BASIC AUTO-ZERO AMPLIFIER THEORY

Autocorrection amplifiers are not a new technology. Various IC
implementations have been available for more than 15 years with
some improvements made over time. The AD855x design offers
a number of significant performance improvements over previous
versions while attaining a very substantial reduction in device
cost. This section offers a simplified explanation of how the
AD855x is able to offer extremely low offset voltages and high
open-loop gains.

As noted in the Amplifier Architecture section, each AD855x
op amp contains two internal amplifiers. One is used as the
primary amplifier, the other as an autocorrection, or nulling,
amplifier. Each amplifier has an associated input offset voltage
that can be modeled as a dc voltage source in series with the
noninverting input. In Figure 50 and Figure 51 these are labeled
as V

, where x denotes the amplifier associated with the offset:

OSX

A for the nulling amplifier and B for the primary amplifier. The
open-loop gain for the +IN and −IN inputs of each amplifier is
given as A
an associated open-loop gain of B

There are two modes of operation determined by the action of
two sets of switches in the amplifier: an auto-zero phase and an
amplification phase.

Auto-Zero Phase

In this phase, all φA switches are closed and all φB switches are
opened. Here, the nulling amplifier is taken out of the gain loop
by shorting its two inputs together. Of course, there is a degree
of offset voltage, shown as V
which maintains a potential difference between the +IN and

−IN inputs. The nulling amplifier feedback loop is closed through
φB

2

C

M1

is expressed in the time domain as

which can be expressed as

This demonstrates that the offset voltage of the nulling amplifier
times a gain factor appears at the output of the nulling amplifier
and, thus, on the C

. Both amplifiers also have a third voltage input with

X

.

X

, inherent in the nulling amplifier

OSA

and V
, an internal capacitor in the AD855x. Mathematically, this

V

appears at the output of the nulling amp and on

OSA

[t] = AAV

OA

[]

tV

OA

[t] − BAVOA[t] (1)

OSA

]

tVA

OSAA

(2)

B

+=1

A

capacitor.

M1

Rev. D | Page 14 of 24

AD8551/AD8552/AD8554

(

)

(

)

[][

(

)

+

=

[][

(

)

≈

(

)

+×=

[][

≈

+

www.BDTIC.com/ADI

V

IN+

V

IN–

ФB

V

ФA

Figure 50. Auto-Zero Phase of the AD855x

OSA

V

+

A

A

–B

A

OA

ФB

A

ФA

V

NA

V

B

OUT

B

B

C

M2

V

NB

C

M1

01101-050

Amplification Phase

When the φB switches close and the φA switches open for the

amplification phase, this offset voltage remains on C

M1

and,
essentially, corrects any error from the nulling amplifier. The
voltage across C

is designated as VNA. Furthermore, VIN is

M1

designated as the potential difference between the two inputs to
the primary amplifier, or V

= (V

IN

IN+

− V

). Thus, the nulling

IN−

amplifier can be expressed as

[] []

IN

AOA

V

IN+

V

IN–

ФB

V

ФA

Figure 51. Output Phase of the Amplifier

−−=][ (3)

OSA

+

A

[]

tVBtVtVAtV

NAAOSA

A

V

OA

ФB

A

–B

A

ФA

V

NA

V

B

OUT

B

B

C

M2

V

NB

C

M1

01101-051

1

tVAtV

[] []

+=

IN

AOA

B

+

1

or

⎛
⎜

[] []

tVAtV

IN

AOA

⎜
⎝

+=

⎞

V

OSA

⎟

(7)

⎟

1

B

+

A

⎠

From these equations, the auto-zeroing action becomes evident.
Note the V

term is reduced by a 1 + BA factor. This shows how

OS

the nulling amplifier has greatly reduced its own offset voltage
error even before correcting the primary amplifier. This results
in the primary amplifier output voltage becoming the voltage at
the output of the AD855x amplifier. It is equal to

]

INB

OUT

OSB

In the amplification phase, V

[] [] []

OUT

BINB

OSB

VBVtVAtV +

NBB

= VNB, so this can be rewritten as

OA

⎡

⎛
⎜

⎢

B

A

⎜

⎢

⎝

⎣

Combining terms,

[] []

OUT

()

BAAtVtV +

++=

BBBIN

+

1

The AD855x architecture is optimized in such a way that

A

= AB and BA = BB and BA >> 1

A

Also, the gain product of A

is much greater than AB. These

ABB

allow Equation 10 to be simplified to

OUT

]

IN

VVABAtVtV ++

VBAVBA

−+

A

OSAAAOSAAA

(6)

(8)

⎤

⎞

V

OSB

1

+

VA

B

OSA

⎟

(9)

⎥

⎟

B

⎥

A

⎠

⎦

(10)

tVABVAtVAtV

+++=

IN

VBA

OSAAA

B

A

(11)

OSBOSAAAA

Because φA is now open and there is no place for CM1 to
discharge, the voltage (V
the voltage at the output of the nulling amp (V

), at the present time (t), is equal to

NA

) at the time

OA

when φA was closed. If the period of the autocorrection switching
frequency is labeled t
phases every 0.5 × t

[]

, then the amplifier switches between

S

. Therefore, in the amplification phase

S

1

⎡
⎢

⎣

⎤

ttVtV

(4)

−=

SNANA

⎥

2

⎦

Substituting Equation 4 and Equation 2 into Equation 3 yields

1

⎤

−

ttVBA

SOSAAA

⎥

2

⎦

(5)

A

[] [] []

IN

AOA

tVAtVAtV

OSAA

⎡
⎢

−+=

⎣

1

B

+

For the sake of simplification, assume that the autocorrection
frequency is much faster than any potential change in V

. This is a valid assumption because changes in offset

V

OSB

OSA

or

voltage are a function of temperature variation or long-term
wear time, both of which are much slower than the auto-zero
clock frequency of the AD855x. This effectively renders V

OS

time invariant; therefore, Equation 5 can be rearranged and
rewritten as

Rev. D | Page 15 of 24

Most obvious is the gain product of both the primary and
nulling amplifiers. This A
extremely high open-loop gain. To understand how V
V

relate to the overall effective input offset voltage of the

OSB

term is what gives the AD855x its

ABA

OSA

and

complete amplifier, establish the generic amplifier equation of

VVkV

OUT

where

k is the open-loop gain of an amplifier and V

IN

(12)

EFFOS

,

is its

OS, EFF

effective offset voltage.

Putting Equation 12 into the form of Equation 11 gives

OUT

]

IN

+

BAVBAtVtV

(13)

AAEFFOSAA

,

Thus, it is evident that

VV

OSBOSA

≈

V

,

EFFOS

(14)

B

A

The offset voltages of both the primary and nulling amplifiers
are reduced by the Gain Factor B

. This takes a typical input

A

offset voltage from several millivolts down to an effective input
offset voltage of submicrovolts. This autocorrection scheme is
the outstanding feature of the AD855x series that continues to

AD8551/AD8552/AD8554

V

V

R

www.BDTIC.com/ADI

earn the reputation of being among the most precise amplifiers
available on the market.

HIGH GAIN, CMRR, PSRR

Common-mode and power supply rejection are indications
of the amount of offset voltage an amplifier has as a result of a
change in its input common-mode or power supply voltages. As
shown in the previous section, the autocorrection architecture
of the AD855x allows it to quite effectively minimize offset volt­ages. The technique also corrects for offset errors caused by
common-mode voltage swings and power supply variations.
This results in superb CMRR and PSRR figures in excess of
130 dB. Because the autocorrection occurs continuously, these
figures can be maintained across the entire temperature range
of the device, from −40°C to +125°C.

MAXIMIZING PERFORMANCE THROUGH PROPER LAYOUT

To achieve the maximum performance of the extremely high
input impedance and low offset voltage of the AD855x, care is
needed in laying out the circuit board. The PC board surface
must remain clean and free of moisture to avoid leakage cur­rents between adjacent traces. Surface coating of the circuit
board reduces surface moisture and provides a humidity barrier,
reducing parasitic resistance on the board. The use of guard
rings around the amplifier inputs further reduces leakage cur­rents. Figure 52 shows proper guard ring configuration, and
Figure 53 shows the top view of a surface-mount layout. The
guard ring does not need to be a specific width, but it should
form a continuous loop around both inputs. By setting the
guard ring voltage equal to the voltage at the noninverting
input, parasitic capacitance is minimized as well. For further
reduction of leakage currents, components can be mounted to
the PC board using Teflon standoff insulators.

V

V

IN

V

IN

AD8552

OUT

V

IN

V

OUT

AD8552

Figure 52. Guard Ring Layout and Connections to Reduce

PC Board Leakage Currents

+

R

V

IN1

GUARD

RING

R

V

REF

R

1

2

AD8552

V–

Figure 53. Top View of AD8552 SOIC Layout with Guard Rings

AD8552

2

V

OUT

R

1

V

IN2

GUARD
RING

V

REF

Rev. D | Page 16 of 24

1101-052

01101-053

Other potential sources of offset error are thermoelectric
voltages on the circuit board. This voltage, also called Seebeck
voltage, occurs at the junction of two dissimilar metals and is
proportional to the temperature of the junction. The most
common metallic junctions on a circuit board are solder-to­board trace and solder-to-component lead. Figure 54 shows a
cross-section of the thermal voltage error sources. If the
temperature of the PC board at one end of the component (T
is different from the temperature at the other end (T

A2

A1

), the
resulting Seebeck voltages are not equal, resulting in a thermal
voltage error.

This thermocouple error can be reduced by using dummy
components to match the thermoelectric error source. Placing
the dummy component as close as possible to its partner ensures
both Seebeck voltages are equal, thus canceling the thermo­couple error. Maintaining a constant ambient temperature on
the circuit board further reduces this error. The use of a ground
plane helps distribute heat throughout the board and reduces
EMI noise pickup.

COMPONE NT

LEAD

SC1

V

SC2

SOLDER

+

V

TS2

+

T

A2

≠ V

+ V

TS2

SC2

V

SC1

TS1

COPPER

TRACE

+

+

T

A1

SURFACE-MOUNT

COMPONE NT

PC BOARD

IF TA1 ≠ TA2, THEN
V

+ V

TS1

Figure 54. Mismatch in Seebeck Voltages Causes

Thermoelectric Voltage Error

R

F

R

1

V

V

IN

= R

R

S

1

AD8551/
AD8552/

OUT

AD8554

AV = 1 + (RF/R1)

NOTES

1. R

SHOULD BE PLACED I N CLOSE PRO XIMITY AND

S

ALIGNMENT TO

TO BALANCE SEEBECK VOLTAGES.

1

01101-055

Figure 55. Using Dummy Components to Cancel

Thermoelectric Voltage Errors

)

1101-054

AD8551/AD8552/AD8554

www.BDTIC.com/ADI

1/f NOISE CHARACTERISTICS

Another advantage of auto-zero amplifiers is their ability to
cancel flicker noise. Flicker noise, also known as 1/f noise, is
noise inherent in the physics of semiconductor devices, and it
increases 3 dB for every octave decrease in frequency. The 1/f
corner frequency of an amplifier is the frequency at which the
flicker noise is equal to the broadband noise of the amplifier.
At lower frequencies, flicker noise dominates, causing higher
degrees of error for sub-Hertz frequencies or dc precision
applications.

Because the AD855x amplifiers are self-correcting op amps, they
do not have increasing flicker noise at lower frequencies. In
essence, low frequency noise is treated as a slowly varying offset
error and is greatly reduced as a result of autocorrection. The
correction becomes more effective as the noise frequency
approaches dc, offsetting the tendency of the noise to increase
exponentially as frequency decreases. This allows the AD855x
to have lower noise near dc than standard low noise amplifiers
that are susceptible to 1/f noise.

INTERMODULATION DISTORTION

The AD855x can be used as a conventional op amp for gain/
bandwidth combinations up to 1.5 MHz. The auto-zero correction
frequency of the device is fixed at 4 kHz. Although a trace
amount of this frequency feeds through to the output, the
amplifier can be used at much higher frequencies. Figure 56
shows the spectral output of the AD8552 with the amplifier
configured for unity gain and the input grounded.

The 4 kHz auto-zero clock frequency appears at the output with
less than 2 μV of amplitude. Harmonics are also present, but at
reduced levels from the fundamental auto-zero clock frequency.
The amplitude of the clock frequency feedthrough is proportional
to the closed-loop gain of the amplifier. Like other autocorrection
amplifiers, at higher gains there is more clock frequency
feedthrough. Figure 57 shows the spectral output with the
amplifier configured for a gain of 60 dB.

0

VSY = 5V

= 0dB

A

V

–20

–40

–60

–80

OUTPUT SI GNAL (dB)

–100

–120

–140

01

Figure 56. Spectral Analysis of AD8552 Output in Unity Gain Configuration

23456789

FREQUENCY (kHz)

10

01101-056

0

VSY = 5V

= 60dB

A

V

–20

–40

–60

–80

OUTPUT SI GNAL (dB)

–100

–120

–140

011

Figure 57. Spectral Analysis of AD855x Output with +60 dB Gain

23456789 0

FREQUENCY (kHz)

01101-057

When an input signal is applied, the output contains some
degree of intermodulation distortion (IMD). This is another
characteristic feature of all autocorrection amplifiers. IMD
appears as sum and difference frequencies between the input
signal and the 4 kHz clock frequency (and its harmonics) and is
at a level similar to, or less than, the clock feedthrough at the
output. The IMD is also proportional to the closed-loop gain of
the amplifier. Figure 58 shows the spectral output of an AD8552
configured as a high gain stage (+60 dB) with a 1 mV input
signal applied. The relative levels of all IMD products and
harmonic distortion add up to produce an output error of

−60 dB relative to the input signal. At unity gain, these add
up to only −120 dB relative to the input signal.

0

OUTPUT SIGNAL
1V rms @ 200Hz

–20

–40

–60

–80

OUTPUT SIGNAL (dB)

–100

–120

011

Figure 58. Spectral Analysis of AD8552 in High Gain with a 1 mV Input Signal

23456789 0

IMD < 100µV rms

FREQUENCY (kHz)

VSY = 5V

= 60dB

A

V

1101-058

For most low frequency applications, the small amount of auto­zero clock frequency feedthrough does not affect the precision
of the measurement system. If it is desired, the clock frequency
feedthrough can be reduced through the use of a feedback
capacitor around the amplifier. However, this reduces the
bandwidth of the amplifier. Figure 59 and Figure 60 show a
configuration for reducing the clock feedthrough and the
corresponding spectral analysis at the output. The −3 dB
bandwidth of this configuration is 480 Hz.

Rev. D | Page 17 of 24

AD8551/AD8552/AD8554

F

V

www.BDTIC.com/ADI

100Ω

= 1mV rms

IN

@ 200Hz

Figure 59. Reducing Autocorrection Clock Noise Using a Feedback Capacitor

0

–20

–40

–60

OUTPUT SI GNAL

–80

–100

–120

01

Figure 60. Spectral Analysis Using a Feedback Capacitor

2345678910

FREQUENCY (kHz)

3.3n

100kΩ

VSY = 5V
A

= 60dB

V

01101-059

01101-060

BROADBAND AND EXTERNAL RESISTOR NOISE CONSIDERATIONS

The total broadband noise output from any amplifier is primarily
a function of three types of noise: input voltage noise from the
amplifier, input current noise from the amplifier, and Johnson
noise from the external resistors used around the amplifier.
Input voltage noise, or e
used. The Johnson noise from a resistor is a function of the re­sistance and the temperature. Input current noise, or i
an equivalent voltage noise proportional to the resistors used
around the amplifier. These noise sources are not correlated
with each other and their combined noise sums in a root­squared-sum fashion. The full equation is given as

_

TOTALn

[]

Where:

= the input voltage noise density of the amplifier.

e

n

i

= the input current noise of the amplifier.

n

= source resistance connected to the noninverting terminal.

R

S

k = Boltzmann’s constant (1.38 × 10
T = ambient temperature in Kelvin (K = 273.15 + °C).

The input voltage noise density (e
and the input noise, i
the input voltage noise, provided the source resistance is less
than 106 kΩ. With source resistance greater than 106 kΩ, the
overall noise of the system is dominated by the Johnson noise of
the resistor itself.

, is strictly a function of the amplifier

n

1

2

4

n

S

, is 2 fA/√Hz. The e

n

2

2

()

RikTree ++= (15)

n

S

−23

J/K).

) of the AD855x is 42 nV/√Hz,

n

n, TOTAL

, creates

n

is dominated by

Because the input current noise of the AD855x is very small,
it does not become a dominant term unless R

is greater than

S

4 GΩ, which is an impractical value of source resistance.

The total noise (e

) is expressed in volts per square root

n, TOTAL

Hertz, and the equivalent rms noise over a certain bandwidth
can be found as

BWee

n

×=

TOTALn

,

(16)

where BW is the bandwidth of interest in Hertz.

OUTPUT OVERDRIVE RECOVERY

The AD855x amplifiers have an excellent overdrive recovery of
only 200 μs from either supply rail. This characteristic is par­ticularly difficult for autocorrection amplifiers because the
nulling amplifier requires a nontrivial amount of time to error
correct the main amplifier back to a valid output. Figure 29 and
Figure 30 show the positive and negative overdrive recovery
times for the AD855x.

The output overdrive recovery for an autocorrection amplifier is
defined as the time it takes for the output to correct to its final
voltage from an overload state. It is measured by placing the
amplifier in a high gain configuration with an input signal that
forces the output voltage to the supply rail. The input voltage is
then stepped down to the linear region of the amplifier, usually
to halfway between the supplies. The time from the input signal
stepdown to the output settling to within 100 μV of its final
value is the overdrive recovery time.

INPUT OVERVOLTAGE PROTECTION

Although the AD855x is a rail-to-rail input amplifier, exercise
care to ensure that the potential difference between the inputs
does not exceed 5 V. Under normal operating conditions, the
amplifier corrects its output to ensure the two inputs are at the
same voltage. However, if the device is configured as a comparator,
or is under some unusual operating condition, the input voltages
may be forced to different potentials. This can cause excessive
current to flow through internal diodes in the AD855x used to
protect the input stage against overvoltage.

If either input exceeds either supply rail by more than 0.3 V,
large amounts of current begin to flow through the ESD pro­tection diodes in the amplifier. These diodes connect between
the inputs and each supply rail to protect the input transistors
against an electrostatic discharge event and are normally
reverse-biased. However, if the input voltage exceeds the supply
voltage, these ESD diodes become forward-biased. Without
current limiting, excessive amounts of current can flow through
these diodes, causing permanent damage to the device. If inputs
are subjected to overvoltage, appropriate series resistors should
be inserted to limit the diode current to less than 2 mA maximum.

Rev. D | Page 18 of 24

AD8551/AD8552/AD8554

2

p

Ω

www.BDTIC.com/ADI

OUTPUT PHASE REVERSAL

Output phase reversal occurs in some amplifiers when the input
common-mode voltage range is exceeded. As common-mode
voltage moves outside of the common-mode range, the outputs
of these amplifiers suddenly jump in the opposite direction to
the supply rail. This is the result of the differential input pair
shutting down and causing a radical shifting of internal
voltages, resulting in the erratic output behavior.

The AD855x amplifiers have been carefully designed to prevent
any output phase reversal, provided both inputs are maintained
within the supply voltages. If there is the potential of one or
both inputs exceeding either supply voltage, place a resistor in
series with the input to limit the current to less than 2 mA to
ensure the output does not reverse its phase.

CAPACITIVE LOAD DRIVE

The AD855x family has excellent capacitive load driving
capabilities and can safely drive up to 10 nF from a single 5 V
supply. Although the device is stable, capacitive loading limits
the bandwidth of the amplifier. Capacitive loads also increase
the amount of overshoot and ringing at the output. An R-C
snubber network, shown in Figure 61, can be used to
compensate the amplifier against capacitive load ringing and
overshoot.

The optimum value for the resistor and capacitor is a function
of the load capacitance and is best determined empirically because
actual C

(CL) includes stray capacitances and may differ

LOAD

substantially from the nominal capacitive load. Tab le 5 shows
some snubber network values that can be used as starting points.

Table 5. Snubber Network Values for Driving Capacitive Loads

C

R

LOAD

C

X

X

1 nF 200 Ω 1 nF

4.7 nF 60 Ω 0.47 μF
10 nF 20 Ω 10 μF

POWER-UP BEHAVIOR

At power-up, the AD855x settles to a valid output within 5 μs.
Figure 63 shows an oscilloscope photo of the output of the
amplifier with the power supply voltage, and Figure 64 shows
the test circuit. With the amplifier configured for unity gain, the
device takes approximately 5 μs to settle to its final output
voltage. This turn-on response time is much faster than most
other autocorrection amplifiers, which can take hundreds of
microseconds or longer for their output to settle.

V

OUT

5V

V

C

L

4.7nF

OUT

01101-061

V

IN

00mV p-

Figure 61. Snubber Network Configuration for Driving Capacitive Loads

AD8551/
AD8552/
AD8554

R

X

60Ω

C

X

0.47µF

Although the snubber does not recover the loss of amplifier
bandwidth from the load capacitance, it does allow the
amplifier to drive larger values of capacitance while maintaining
a minimum of overshoot and ringing. Figure 62 shows the
output of an AD855x driving a 1 nF capacitor with and without
a snubber network.

10µs

WITH

SNUBBER

WITHOUT

SNUBBER

0V

V+

0V

5µs

BOTTOM TRACE = 2V/DI V
TOP TRACE = 1V/DIV

Figure 63. AD855x Output Behavior on Power-Up

100k

100kΩ

Figure 64. AD855x Test Circuit for Turn-On Time

AD8551/
AD8552/
AD8554

VSY = 0V TO 5V

1V

01101-063

V

OUT

01101-064

VSY = 5V

= 4.7nF

C

LOAD

Figure 62. Overshoot and Ringing are Substantially Reduced

Using a Snubber Network

100mV

01101-062

Rev. D | Page 19 of 24

AD8551/AD8552/AD8554

V2V

+

+

A

www.BDTIC.com/ADI

APPLICATIONS

A 5 V PRECISION STRAIN GAGE CIRCUIT

The extremely low offset voltage of the AD8552 makes it an
ideal amplifier for any application requiring accuracy with high
gains, such as a weigh scale or strain gage. Figure 65 shows a
configuration for a single-supply, precision, strain gage
measurement system.

A REF192 provides a 2.5 V precision reference voltage for A2.
The A2 amplifier boosts this voltage to provide a 4.0 V refer­ence for the top of the strain gage resistor bridge. Q1 provides
the current drive for the 350 Ω bridge network. A1 is used to
amplify the output of the bridge with the full-scale output
voltage equal to

()

RR +×2

21

R

where R

is the resistance of the load cell.

B

Using the values given in Figure 65, the output voltage linearly
varies from 0 V with no strain to 4.0 V under full strain.

2N2222

EQUIVALENT

4.0V

350Ω

LOAD

CELL

3 V INSTRUMENTATION AMPLIFIER

The high common-mode rejection, high open-loop gain, and
operation down to 3 V of supply voltage makes the AD855x an
excellent choice of op amp for discrete single-supply instrumen­tation amplifiers. The common-mode rejection ratio of the
AD855x is greater than 120 dB, but the CMRR of the system is
also a function of the external resistor tolerances. The gain of
the difference amplifier shown in Figure 66 is given as

OUT

(17)

B

5V

A2

R

1

17.4kΩ

R

17.4kΩ

2.5V

R

100Ω

A1

AD8552-A

R

3

100Ω

2

Q1

OR

1kΩ

AD8552-B

12.0kΩ 20kΩ

40mV

FULL-SCAL E

NOTES

1. USE 0.1% TO LERANCE RESI STORS.

Figure 65. A 5 V Precision Strain Gage Amplifier

⎛
⎜

=

VV 211 (18)

⎜
⎝

⎞

⎛

R

4

+

RR

R

⎟

⎜

+

⎜

⎟

R

43

⎝

⎠

⎛

⎞

1

2

R

⎜

⎟

V

−
⎜

⎟

R

⎝

⎠

2

4

V

OUT

0V TO 4. 0V

3

1101-065

REF192

6

4

⎞

2

⎟
⎟

1

⎠

R

2

R

1

V

1

IF

R

3

R

4

R

R

4

2

=, THEN V

R

R

3

1

AD8551/
AD8552/
AD8554

R

2

=× (V1 – V2)

OUT

R

1

OUT

1101-066

Figure 66. Using the AD855x as a Difference Amplifier

In an ideal difference amplifier, the ratio of the resistors are set
exactly equal to

V

R

R

3

1

R

R

4

2

A == (19)

Which sets the output voltage of the system to

= AV (V1 − V2) (20)

V

OUT

Due to finite component tolerance, the ratio between the four
resistors is not exactly equal, and any mismatch results in a
reduction of common-mode rejection from the system.
Referring to Figure 66, the exact common-mode rejection ratio
can be expressed as

CMRR

= (21)

2

−

RRRRRR

324241

22

RRRR

3241

In the three-op amp, instrumentation amplifier configuration
shown in Figure 67, the output difference amplifier is set to
unity gain with all four resistors equal in value. If the tolerance
of the resistors used in the circuit is given as δ, the worst-case
CMRR of the instrumentation amplifier is

1

CMRR

V2

V1

MIN

R

G

(22)

=

δ

2

D8554-A

R

R

AD8554-B

V

OUT

= 1 +

R

R

R

TRIM

2R
R

G

(V1 – V2)

R

V

OUT

R

AD8554-C

1101-067

Figure 67. A Discrete Instrumentation Amplifier Configuration

Consequently, using 1% tolerance resistors results in a worst­case system CMRR of 0.02, or 34 dB. Therefore, either high
precision resistors or an additional trimming resistor, as shown
in Figure 67, should be used to achieve high common-mode
rejection. The value of this trimming resistor should be equal
to the value of R multiplied by its tolerance. For example, using
10 kΩ resistors with 1% tolerance requires a series trimming
resistor equal to 100 Ω.

Rev. D | Page 20 of 24

AD8551/AD8552/AD8554

V

V

www.BDTIC.com/ADI

A HIGH ACCURACY THERMOCOUPLE AMPLIFIER

Figure 68 shows a K-type thermocouple amplifier configuration
with cold junction compensation. Even from a 5 V supply, the
AD8551 can provide enough accuracy to achieve a resolution of
better than 0.02°C from 0°C to 500°C. D1 is used as a tempera­ture measuring device to correct the cold junction error from
the thermocouple and should be placed as close as possible to
the two terminating junctions. With the thermocouple measuring
tip immersed in a 0°C ice bath, R

should be adjusted until the

6

output is at 0 V.

Using the values shown in Figure 68, the output voltage tracks
temperature at 10 mV/°C. For a wider range of temperature
measurement, R

can be decreased to 62 kΩ. This creates a

9

5 mV/°C change at the output, allowing measurements of up
to 1000°C.

REF02EZ

2

12V

0.1µF

K-TYPE

THERMOCO UPLE

40.7µV/°C

4

1N4148

5.62kΩ

Figure 68. A Precision K-Type Thermocouple Amplifier with

Cold Junction Compensation

5.000V

6

R

R

1

10.7kΩ

40.2kΩ

D1

R

2

2.74kΩ

R

6

200Ω

R

R

4

3

53.6Ω

5

R

453Ω

R

8

124kΩ

5V

10µF

+

2

–

AD8551

3

+

0.1µF

8

1

4

0V TO 5. 00V
(0°C TO 500°C)

7

PRECISION CURRENT METER

Because of its low input bias current and superb offset voltage at
single supply voltages, the AD855x is an excellent amplifier for
precision current monitoring. Its rail-to-rail input allows the
amplifier to be used as either a high-side or low-side current
monitor. Using both amplifiers in the AD8552 provides a simple
method to monitor both current supply and return paths for
load or fault detection.

Figure 69 shows a high-side current monitor configuration. In
this configuration, the input common-mode voltage of the
amplifier is at or near the positive supply voltage. The rail-to­rail input of the amplifier provides a precise measurement even
with the input common-mode voltage at the supply voltage. The
CMOS input structure does not draw any input bias current,
ensuring a minimum of measurement error.

The 0.1 Ω resistor creates a voltage drop to the noninverting
input of the AD855x. The output of the amplifier is corrected
until this voltage appears at the inverting input. This creates a
current through R
monitor output is given by

, which in turn flows through R2. The

1

Using the components shown in Figure 69, the monitor output
transfer function is 2.5 V/A.

Figure 70 shows the low-side monitor equivalent. In this circuit,
the input common-mode voltage to the AD8552 is at or near
ground. Again, a 0.1 Ω resistor provides a voltage drop propor­tional to the return current. The output voltage is given as

OUT

⎜
⎝

⎛
⎜

()

VV

For the component values shown in Figure 70, the output
transfer function decreases from V+ at −2.5 V/A.

3V

100Ω

M1

Si9433

MONITOR

OUTPUT

01101-068

Figure 69. A High-Side Load Current Monitor

OUT

Q1

Figure 70. A Low-Side Load Current Monitor

PRECISION VOLTAGE COMPARATOR

The AD855x can be operated open-loop and used as a precision
comparator. The AD855x has less than 50 μV of offset voltage
when run in this configuration. The slight increase of offset
voltage stems from the fact that the autocorrection architecture
operates with lowest offset in a closed-loop configuration, that
is, one with negative feedback. With 50 mV of overdrive, the
device has a propagation delay of 15 μs on the rising edge and
8 μs on the falling edge. Ensure the maximum differential
voltage of the device is not exceeded. For more information,
refer to the Input Overvoltage Protection section.

⎛

R

⎜

×=

ROutputMonitor ×

2

⎜
⎝

R

2

SENSE

R

1

R

SENSE

0.1Ω

R

1

S

G

D

R

2

2.49kΩ

+

R

2

2.49kΩ

R

1

100Ω

R

SENSE

0.1Ω

⎞

SENSE

⎟

I

(23)

L

⎟

R

1

⎠

⎞
⎟

××−+=

IR

(24)

L

⎟
⎠

I

L

V+

3V

0.1µF

3

8

1/2

AD8552

2

V+

1/2 AD8552

1

4

RETURN TO
GROUND

1101-069

1101-070

Rev. D | Page 21 of 24

AD8551/AD8552/AD8554

Y

www.BDTIC.com/ADI

OUTLINE DIMENSIONS

3.20

3.00

2.80

8

5

4

SEATING
PLANE

5.15

4.90

4.65

1.10 MAX

0.23

0.08

8°
0°

3.20

3.00

1

2.80

PIN 1

0.65 BSC

0.95

0.85

0.75

0.15

0.38

0.00

0.22

COPLANARITY

0.10

COMPLIANT TO JEDEC STANDARDS MO-187-AA

Figure 71. 8-Lead Mini Small Outline Package [MSOP]

(RM-8)

Dimensions shown in millimeters

3.10

3.00

2.90

8

5

4.50

6.40 BSC

4.40

4.30

41

PIN 1

0.65 BSC

0.15

0.05

COPLANARIT

0.10

COMPLIANT TO JEDEC STANDARDS MO-153-AA

0.30

0.19

1.20
MAX

SEATING
PLANE

0.20

0.09

8°
0°

0.75

0.60

0.45

Figure 72. 8-Lead Thin Shrink Small Outline Package [TSSOP]

(RU-8)

Dimensions shown in millimeters

8.75 (0.3445)

8.55 (0.3366)

0.80

0.60

0.40

4.00 (0.1574)

3.80 (0.1497)

0.25 (0.0098)

0.10 (0.0040)

COPLANARI TY

0.10

CONTROL LING DIMENSI ONS ARE IN MILL IMET ERS; INCH DI MENSIO NS
(IN PARENTHESES ) ARE ROUNDED- OFF MI LLI METER EQ UIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRI ATE FOR USE I N DESIG N.

Figure 73. 8-Lead Standard Small Outline Package [SOIC_N]

4.50

4.40

4.30

PIN 1

1.05

1.00

0.80

0.15

0.05

COPLANARIT Y

0.10

Figure 74. 14-Lead Thin Shrink Small Outline Package [TSSOP]

5.00 (0.1968)

4.80 (0.1890)

85

1

1.27 (0.0500)

SEATING

PLANE

COMPLI ANT TO JEDE C STANDARDS MS-012-A A

BSC

6.20 (0.2441)

5.80 (0.2284)

4

1.75 (0.0688)

1.35 (0.0532)

0.51 (0.0201)

0.31 (0.0122)

8°
0°

0.25 (0.0098)

0.17 (0.0067)

Narrow Body (R-8)

Dimensions shown in millimeters and (inches)

5.10

5.00

4.90

14

1

0.65 BSC

8

6.40
BSC

7

1.20

0.20

MAX

0.09

0.30

0.19

COMPLIANT TO JEDEC ST ANDARDS MO-153-AB-1

SEATING
PLANE

8°
0°

(RU-14)

Dimensions shown in millimeters

0.50 (0.0196)

0.25 (0.0099)

1.27 (0.0500)

0.40 (0.0157)

0.75

0.60

0.45

45°

012407-A

061908-A

BSC

8

7

6.20 (0.2441)

5.80 (0.2283)

1.75 (0.0689)

1.35 (0.0531)

SEATING
PLANE

8°
0°

0.25 (0.0098)

0.17 (0.0067)

0.50 (0.0197)

0.25 (0.0098)

1.27 (0.0500)

0.40 (0.0157)

45°

4.00 (0.1575)

3.80 (0.1496)

0.25 (0.0098)

0.10 (0.0039)

COPLANARIT Y

0.10

CONTROLL ING DIMENSIONS ARE IN MILLIMETERS; INCH DI MENSIONS
(IN PARENTHESES) ARE ROUNDED-O FF MIL LIMETE R EQUIVALENTS FOR
REFERENCE ON LY AND ARE NOT APPROPRI ATE FOR USE IN DESIGN.

14

1

1.27 (0.0500)

0.51 (0.0201)

0.31 (0.0122)

COMPLIANT TO JEDEC STANDARDS MS-012-AB

Figure 75. 14-Lead Standard Small Outline Package [SOIC_N]

Narrow Body (R-14)

Dimensions shown in millimeters and (inches)

Rev. D | Page 22 of 24

060606-A

AD8551/AD8552/AD8554

www.BDTIC.com/ADI

ORDERING GUIDE

Model Temperature Range Package Description Package Option Branding

AD8551AR −40°C to +125°C 8-Lead SOIC_N R-8
AD8551AR-REEL −40°C to +125°C 8-Lead SOIC_N R-8
AD8551AR-REEL7 −40°C to +125°C 8-Lead SOIC_N R-8
AD8551ARZ
AD8551ARZ-REEL1 −40°C to +125°C 8-Lead SOIC_N R-8
AD8551ARZ-REEL7
AD8551ARM-R2 −40°C to +125°C 8-Lead MSOP RM-8 AHA
AD8551ARM-REEL −40°C to +125°C 8-Lead MSOP RM-8 AHA
AD8551ARMZ
AD8551ARMZ-R2
AD8551ARMZ-REEL
AD8552AR −40°C to +125°C 8-Lead SOIC_N R-8
AD8552AR-REEL −40°C to +125°C 8-Lead SOIC_N R-8
AD8552AR-REEL7 −40°C to +125°C 8-Lead SOIC_N R-8
AD8552ARZ
AD8552ARZ-REEL1 −40°C to +125°C 8-Lead SOIC_N R-8
AD8552ARZ-REEL7
AD8552ARU −40°C to +125°C 8-Lead TSSOP RU-8
AD8552ARU-REEL −40°C to +125°C 8-Lead TSSOP RU-8
AD8552ARUZ
AD8552ARUZ-REEL
AD8554AR −40°C to +125°C 14-Lead SOIC_N R-14
AD8554AR-REEL −40°C to +125°C 14-Lead SOIC_N R-14
AD8554AR-REEL7 −40°C to +125°C 14-Lead SOIC_N R-14
AD8554ARZ1 −40°C to +125°C 14-Lead SOIC_N R-14
AD8554ARZ-REEL1 −40°C to +125°C 14-Lead SOIC_N R-14
AD8554ARZ-REEL71 −40°C to +125°C 14-Lead SOIC_N R-14
AD8554ARU −40°C to +125°C 14-Lead TSSOP RU-14
AD8554ARU-REEL −40°C to +125°C 14-Lead TSSOP RU-14
AD8554ARUZ
AD8554ARUZ-REEL

1

Z = RoHS Compliant Part, # denotes RoHS compliant part may be top or bottom marked.

1

−40°C to +125°C 8-Lead SOIC_N R-8

1

−40°C to +125°C 8-Lead SOIC_N R-8

1

−40°C to +125°C 8-Lead MSOP RM-8 AHA#

1

−40°C to +125°C 8-Lead MSOP RM-8 AHA#

1

−40°C to +125°C 8-Lead MSOP RM-8 AHA#

1

−40°C to +125°C 8-Lead SOIC_N R-8

1

−40°C to +125°C 8-Lead SOIC_N R-8

1

−40°C to +125°C 8-Lead TSSOP RU-8

1

−40°C to +125°C 8-Lead TSSOP RU-8

1

−40°C to +125°C 14-Lead TSSOP RU-14

1

−40°C to +125°C 14-Lead TSSOP RU-14

Rev. D | Page 23 of 24

AD8551/AD8552/AD8554

www.BDTIC.com/ADI

NOTES

©1999–2008 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D01101-0-9/08(D)

Rev. D | Page 24 of 24