AMD Sempron 2650 User Manual

Family 16h Models 00h-0Fh AMD Athlon™

Desktop Processor Product Data Sheet

Publication # 53738 Revision # 3.01 Issue Date February 2014

Advanced Micro Devices

While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD’s products are as set forth in a signed agreement between the parties or in AMD's Standard T erms and Conditions of Sale.

Trademarks

AMD, the AMD Arrow logo, AMD Athlon, AMD PowerNow!, AMD Virtualization, PowerPlay, and combinations thereof are trademarks of Advanced Micro Devices, Inc.Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

Microsoft, Windows, and DirectX are registered trademarks of Microsoft Corporation. MMX is a trademark of Intel Corporation. OpenCL is a trademark of Apple Inc. used by permission by Khronos. PCIe is a registered trademark of PCI-Special Interest Group (PCI-SIG ). Dolby is a registered trademark of Dolby Laboratories. HDMI is a trademark of HDMI Licensing, LLC.

Dolby Laboratories, Inc.

Manufactured under license from Dolby Laboratories.

Rovi Corporation

This device is protected by U.S. patents and other intellectual property rights. The use of Rovi Corporation's copy protection technology in the device must be authorized by Rovi Corporation and is intended for home and other limited pay-per-view uses only, unless otherwise authorized in writing by Rovi Corporation.

Reverse engineering or disassembly is prohibited.

USE OF THIS PRODUCT IN ANY MANNER THAT COMPLIES WITH THE MPEG STANDARD IS EXPRESSLY PROHIBITED WITHOUT A LICENSE UNDER APPLICABLE PATENTS IN THE MPEG PATENT PORTFOLIO, WHICH LICENSE IS AVAILABLE FROM MPEG LA, L.L.C., 6312 S. FIDDLERS GREEN CIRCLE, SUITE 400E, GREENWOOD VILLAGE, COLORADO 80111.

PID:53738 Rev: 3.01 - February 2014 Family 16h Models 00h-0Fh AMD Athlon™ Desktop

Processor Product Data Sheet

Revision History

Date Revision Description

February 2014 3.01 Second Public Release November 2013 3.00 First Public Release

3Revision History

PID:53738 Rev: 3.01 - February 2014 Family 16h Models 00h-0Fh AMD Athlon™ Desktop

Processor Product Data Sheet

1 Family 16h Models 00h-0Fh AMD Athlon™ Desktop Processor Features

1.1 Family 16h Models 00h-0Fh AMD Athlon™ Desktop Processor Features

This section lists the features and design capabilities of the Family 16h Models 00h-0Fh AMD Athlon™ Desktop Processor.

• Compatible with Existing 32-Bit x86 and 64-bit AMD64 Code Base

• Including support for SSE, SSE2, SSE3, SSE4a, SSE4.1, SSE4.2, SSSE3, ABM, AVX, AES, BMI, XSAVE/XRSTOR, XGETBV/XSETBV, PCLMULQDQ, MOVBE, POPCNT, F16C, MMX™, and legacy x86 instructions

• Runs existing operating systems and drivers

• Local APIC on the chip

• Light Weight Profiling (LWP) support

• AMD64 Technology

• AMD64 technology instruction-set extensions

• 64-bit integer registers, 48-bit virtual addresses, and 40-bit physical addresses

• Sixteen 64-bit integer registers

• Sixteen 128-bit SSE/SSE2/SSE3/SSE4a registers

• Family 16h Architecture

• Dual-core and quad-core options

• Shared L2 cache architecture storage in addition to exclusive L1 cache

• Cache Structures

• 32-Kbyte 8-Way Associative, Write-back ECC-Protected L1 Data Cache per Core

• Two 64-bit operations per cycle, 3-cycle latency

• 32-Kbyte 2-Way Associative Parity-Protected L1 Instruction Cache per Core

• With advanced branch prediction

•2048

• Floating-Point Unit

• Dedicated 128-bit floating-point unit (FPU)

• Management and Virtualization Features

• AMD Virtualization™ technology

-Kbyte Maximum 16-Way Associative ECC-Protected L2 Cache Shared between Four Cor es

2048 Kbytes of L2 cache are available on quad-core options, and 1024 Kbytes of L2 cache are available on dual-core options.

• SVM pause count capability

• SVM disable and lock

• Rapid virtualization indexing (nested paging)

• Improved world-switch speed

4Family 16h Models 00h-0Fh AMD Athlon™ Desktop Processor Features

+ 8 hidden pages