www.vishay.com
PRODUCT SUMMARY
I
T(AV)
V
DRM/VRRM
V
TM
I
GT
T
J
Package TO-209AB (TO-93)
Diode variation Single SCR
Phase Control Thyristors
(Stud Version), 230 A
FEATURES
• Center amplifying gate
• International standard case TO-209AB (TO-93)
• Hermetic metal case with ceramic insulator
(Also available with glass-metal seal up to
1200 V)
• Compression bonded encapsulation for heavy duty
operations such as severe thermal cycling
• Designed and qualified for industrial level
• Material categorization: For definitions of compliance
please see www.vishay.com/doc?99912
230 A
400 V, 1600 V
1.55 V
150 mA
-40 °C to 125 °C
TYPICAL APPLICATIONS
• DC motor controls
• Controlled DC power supplies
• AC controllers
VS-ST230SPbF Series
Vishay Semiconductors
MAJOR RATINGS AND CHARACTERISTICS
PARAMETER TEST CONDITIONS VALUES UNITS
I
T(AV)
I
T(RMS)
I
TSM
2
t
I
V
DRM/VRRM
t
q
T
J
T
C
50 Hz 5700
60 Hz 5970
50 Hz 163
60 Hz 149
Typical 100 μs
230 A
85 °C
360 A
400 to 1600 V
-40 to 125 °C
ELECTRICAL SPECIFICATIONS
VOLTAGE RATINGS
TYPE NUMBER
VS-ST230S
V
VOLTAGE
CODE
04 400 500
08 800 900
12 1200 1300
16 1600 1700
DRM/VRRM
PEAK AND OFF-STATE VOLTAGE
, MAXIMUM REPETITIVE
NON-REPETITIVE PEAK VOLTAGE
V
V
, MAXIMUM
RSM
I
DRM/IRRM
T
= TJ MAXIMUM
V
J
A
kA2s
MAXIMUM AT
mA
30
Revision: 11-Mar-14
For technical questions within your region: DiodesAmericas@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
1
, DiodesAsia@vishay.com, DiodesEurope@vishay.com
Document Number: 94399
VS-ST230SPbF Series
www.vishay.com
ABSOLUTE MAXIMUM RATINGS
PARAMETER SYMBOL TEST CONDITIONS VALUES UNITS
Maximum average on-state current
at case temperature
Maximum RMS on-state current I
Maximum peak, one-cycle
non-repetitive surge current
Maximum I
Maximum I
2
t for fusing I2t
2
t for fusing I2t t = 0.1 to 10 ms, no voltage reapplied 1630 kA2s
Low level value of threshold voltage V
High level value of threshold voltage V
Low level value of on-state slope resistance r
High level value of on-state slope resistance r
Maximum on-state voltage V
Maximum holding current I
Maximum (typical) latching current I
I
T(AV)
T(RMS)
I
TSM
T(TO)1
T(TO)2
t1
t2
TM
H
L
180° conduction, half sine wave
DC at 78 °C case temperature 360
t = 10 ms
t = 8.3 ms 5970
t = 10 ms
t = 8.3 ms 5000
t = 10 ms
t = 8.3 ms 148
t = 10 ms
t = 8.3 ms 105
(16.7 % x x I
(I > x I
(16.7 % x x I
(I > x I
No voltage
reapplied
100 % V
RRM
reapplied
No voltage
reapplied
100 % V
RRM
reapplied
< I < x I
T(AV)
), TJ = TJ maximum 0.98
T(AV)
< I < x I
T(AV)
), TJ = TJ maximum 0.81
T(AV)
Ipk = 720 A, TJ = TJ maximum, tp = 10 ms sine pulse 1.55 V
TJ = 25 °C, anode supply 12 V resistive load
Vishay Semiconductors
Sinusoidal half wave,
initial T
= TJ maximum
J
), TJ = TJ maximum 0.92
T(AV)
), TJ = TJ maximum 0.88
T(AV)
1000 (300)
230 A
85 °C
5700
4800
163
115
600
kA
m
mA
A
2
V
s
SWITCHING
PARAMETER SYMBOL TEST CONDITIONS VALUES UNITS
Maximum non-repetitive rate of rise
of turned-on current
Typical delay time t
Typical turn-off time t
dI/dt
d
q
Gate drive 20 V, 20 , t
T
= TJ maximum, anode voltage 80 % V
J
Gate current 1 A, dIg/dt = 1 A/μs
= 0.67 % V
V
d
DRM
ITM = 300 A, TJ = TJ maximum, dIF/dt = 20 A/μs,
V
= 50 V, dV/dt = 20 V/μs, gate 0 V 100 , tp = 500 μs
R
1 μs
r
, TJ = 25 °C
DRM
1000 A/μs
1.0
μs
100
BLOCKING
PARAMETER SYMBOL TEST CONDITIONS VALUES UNITS
Maximum critical rate of rise
of off-state voltage
Maximum peak reverse and
off-state leakage current
dV/dt T
I
,
RRM
I
DRM
= TJ maximum linear to 80 % rated V
J
TJ = TJ maximum, rated V
DRM/VRRM
DRM
500 V/μs
applied 30 mA
Revision: 11-Mar-14
For technical questions within your region: DiodesAmericas@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
2
, DiodesAsia@vishay.com, DiodesEurope@vishay.com
Document Number: 94399
VS-ST230SPbF Series
www.vishay.com
TRIGGERING
PARAMETER SYMBOL TEST CONDITIONS
Maximum peak gate power P
Maximum average gate power P
Maximum peak positive gate current I
Maximum peak positive gate voltage + V
Maximum peak negative gate voltage - V
DC gate current required to trigger I
DC gate voltage required to trigger V
DC gate current not to trigger I
DC gate voltage not to trigger V
GM
G(AV)
GM
GM
GM
GT
GT
GD
GD
TJ = TJ maximum, tp 5 ms 10.0
TJ = TJ maximum, f = 50 Hz, d% = 50 2.0
TJ = TJ maximum, tp 5 ms 3.0 A
TJ = TJ maximum, tp 5 ms
TJ = - 40 °C
T
= 25 °C 90 150 mA
J
= 125 °C 40 -
T
J
TJ = - 40 °C 2.9 -
= 25 °C 1.8 3.0
J
T
= 125 °C 1.2 -
J
Maximum required gate trigger/
current/voltage are the lowest
value which will trigger all units 12
V anode to cathode applied
Maximum gate current/voltage not
to trigger is the maximum value
TJ = TJ maximum
which will not trigger any unit with
rated V
applied
DRM
Vishay Semiconductors
VALUES
TYP. MAX.
20
5.0
180 -
10 mA
anode to cathode
0.25 V
UNITS
W
V
VT
THERMAL AND MECHANICAL SPECIFICATIONS
PARAMETER SYMBOL TEST CONDITIONS VALUES UNITS
Maximum operating junction
temperature range
Maximum storage temperature range T
Maximum thermal resistance,
junction to case
Maximum thermal resistance,
case to heatsink
Mounting torque, ± 10 %
Approximate weight 280 g
Case style See dimensions - link at the end of datasheet TO-209AB (TO-93)
R
CONDUCTION
thJC
CONDUCTION ANGLE SINUSOIDAL CONDUCTION RECTANGULAR CONDUCTION TEST CONDITIONS UNITS
180° 0.016 0.012
120° 0.019 0.020
90° 0.025 0.027
60° 0.036 0.037
30° 0.060 0.060
Note
• The table above shows the increment of thermal resistance R
R
R
T
J
Stg
thJC
thC-hs
-40 to 125
-40 to 150
DC operation 0.10
Mounting surface, smooth, flat and greased 0.04
Non-lubricated threads
Lubricated threads
T
= TJ maximum K/W
J
when devices operate at different conduction angles than DC
thJC
31
(275)
24.5
(210)
(lbf in)
°C
K/W
N · m
Revision: 11-Mar-14
For technical questions within your region: DiodesAmericas@vishay.com
THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT
ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000
3
, DiodesAsia@vishay.com, DiodesEurope@vishay.com
Document Number: 94399