The SiC769CD is an integrated solution that contains PWM
optimized n-channel MOSFETs (high side and low side) and
a full featured MOSFET driver IC. The device complies with
the Intel DrMOS standard for desktop and server V
stages. The SiC769CD delivers up to 35 A continuous output
current and operates from an input voltage range of 3 V to
16 V. The integrated MOSFETs are optimized for output
voltages in the ranges of 0.8 V to 2.0 V with a nominal input
voltage of 12 V. The device can also deliver very high power
at 5 V output for ASIC applications.
The SiC769CD incorporates an advanced MOSFET gate
driver IC. This IC accepts a single PWM input from the V
controller and converts it into the high side and low side
MOSFET gate drive signals. The driver IC is designed to
implement the skip mode (SMOD) function for light load
efficiency improvement. Adaptive dead time control also
works to improve efficiency at all load points. The SiC769CD
has a thermal warning (THDN) that alerts the system of
excessive junction temperature. The driver IC includes an
enable pin, UVLO and shoot through protection.
The SiC769CD is optimized for high frequency buck
applications. Operating frequencies in excess of 1 MHz can
easily be achieved.
The SiC769CD is packaged in Vishay Siliconix high
performance PowerPAK MLP6 x 6 package. Compact
co-packaging of components helps to reduce stray
inductance, and hence increases efficiency.
core
power
SiC769CD
Vishay Siliconix
FEATURES
•
• Integrated Gen III MOSFETs and DrMOS
compliant gate driver IC
• Enables V
• Easily achieve > 90 % efficiency in multi-phase,
low output voltage solutions
• Low ringing on the VSWH pin reduces EMI
• Pin compatible with DrMOS 6 x 6 version 3.0
• Tri-state PWM input function prevents negative output
voltage swing
• 5 V logic levels on PWM
• MOSFET threshold voltage optimized for 5 V driver bias
R
supply
• Automatic skip mode operation (SMOD) for light load
efficiency
• Halogen-free according to IEC 61249-2-21 definition
• Compliant to RoHS directive 2002/95/EC
APPLICATIONS
• CPU and GPU core voltage regulation
• Server, computer, workstation, game console, graphics
boards, PC
switching at 1 MHz
core
®
MLP 6 x 6
SiC769CD APPLICATION DIAGRAMM
5 V
V
CIN
SMOD
Controller
PWM
Document Number: 64981
S10-0113-Rev. D, 18-Jan-10
DSBL#
PWM
THDN
SiC769CD
V
VDRV
Gate Driver
C
GND
GH
GL
Figure 1
V
IN
BOOT
V
SWH
PHASE
P
GND
IN
V
O
www.vishay.com
1
SiC769CD
Vishay Siliconix
ORDERING INFORMATION
Part NumberPackag e
SiC769CD-T1-E3PowerPAK MLP66-40
SiC769DBReference board
ABSOLUTE MAXIMUM RATINGS TA = 25 °C, unless otherwise noted
Parameter SymbolMin.Max.Unit
V
V
PWM
THDN
V
V
IN
V
SW
V
DRV
V
CIN
, V
, V
V
BS
BS_PH
T
A
T
J
T
STG
DSBL#
SMOD
- 0.320
- 0.320
- 0.37.0
- 0.37.0
,
- 0.3
+ 0.3
V
CIN
V
- 0.327
- 0.329
- 0.37
- 40125
150
- 65150
°CStorage Junction Temperature
Input Voltage
Switch Node Voltage (DC)
Drive Input Voltage
Control Input Voltage
Logic Pins
Boot Voltage DC (referenced to C
Boot Voltage < 200 ns Transient (referenced to C
GND
)
)
GND
Boot to Phase Voltage DC
Boot to Phase Voltage < 200 ns- 0.39
Ambient Temperature Range
Maximum Junction Temperature
Soldering Peak Temperature260
Note:
= 25 °C and all voltages referenced to P
a. T
A
GND
= C
unless otherwise noted.
GND
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only,
and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is
not implied. Exposure to absolute maximum rating/conditions for extended periods may affect device reliability.
RECOMMENDED OPERATING CONDITIONS
Parameter SymbolMin.Typ.Max.Unit
Input Voltage V
Control Input VoltageV
Drive Input VoltageV
Switch NodeV
SW_DC
IN
CIN
DRV
3.01216
4.55.5
4.55.5
1216
V
Note:
a. Recommended operating conditions are specified over the entire temperature range, and all voltages referenced to P
otherwise noted.
GND
= C
GND
unless
THERMAL RESISTANCE RATINGS
ParameterSymbolTyp.Max.Unit
Maximum Power Dissipation at T
Maximum Power Dissipation at T
= 25 °CP
PCB
= 100 °CP
PCB
Thermal Resistance from Junction to Top
Thermal Resistance from Junction to PCB
D_25C
D_100C
R
th_J_TOP
R
th_J_PCB
25
10
15
W
5
°C/W
www.vishay.com
2
Document Number: 64981
S10-0113-Rev. D, 18-Jan-10
Vishay Siliconix
ELECTRICAL SPECIFICATIONS
Test Conditions Unless Specified
V
= V
DSBL#
V
= 12 V, V
Parameter Symbol
IN
T
A
Power Supplies
V
= 0 V, no switching20
DSBL#
V
Control Input CurrentI
CIN
Drive Input Current (Dynamic)I
VCIN
VDRV
V
DSBL#
= 5 V, no switching400
DSBL#
= 5 V, fs = 300 kHz, D = 0.1600
fs = 300 kHz, D = 0.11116
= 1000 kHz, D = 0.14054
f
s
Bootstrap Supply
V
Bootstrap Switch Forward VoltageV
BS Diode
= 5 V, forward bias current 2 mA0.600.75V
VCIN
Control Inputs (PWM, DSBL#, SMOD)
PWM Rising Threshold V
PWM Falling Threshold V
PWM Tristate Rising ThresholdV
PWM Tristate Falling ThresholdV
PWM Tristate Rising Threshold HysteresisV
PWM Tristate Falling Threshold HysteresisV
Tristate Hold-Off Time
b
PWM Input CurrentI
SMOD, DSBL# Logic Input Voltage
Pull Down ImpedanceR
THDN Output LowV
th_pwm_r
th_pwm_f
th_tri_r
th_tri_f
hys_t ri_r
hys_t ri_f
t
TSHO
PWM
V
LOGIC_LH
V
LOGIC_LH
THDN
THDNL
V
PWM
V
PWM
Rising (low to high)2.0
Falling (high to low)0.8
5 kΩ resistor pull-up to V
Protection
Thermal Warning Flag Set150
Thermal Warning Flag Hysteresis15
Under Voltage Lockout
Under Voltage LockoutFalling, off threshold2.52.9
Under Voltage Lockout HysteresisV
High Side Gate Discharge Resistor
b
V
UVLO
UVLO_HYST
R
HS_DSCRG
Rising, on threshold3.33.9
V
= V
VDRV
VCIN
Notes:
a. Typical limits are established by characterization and are not production tested.
b. Guaranteed by design.
= 5 V,
SMOD
= V
VDRV
= 25 °C Min. Typ.aMax.Unit
VCIN
5 V,
3.53.84.2
0.81.01.2
0.91.31.8
3.43.74.0
= 5 V250
= 0 V- 250
CIN
= 0 V; VIN = 12 V20.2kΩ
SiC769CD
µAV
mA
200
300
150ns
40Ω
0.04V
400mV
mV
µA
V
V
°CThermal Warning Flag Clear135
V
Document Number: 64981
S10-0113-Rev. D, 18-Jan-10
www.vishay.com
3
SiC769CD
Vishay Siliconix
MOSFET SPECIFICATIONS
Test Conditions Unless Specified
V
= V
VCIN
Parameter Symbol
V
High Side
Low Side
R
DS(on)_H
V
R
DS(on)_L
DS
DS
V
VIN
VGS = 0 V, IDS = 250 µA20V
VGH = 5 V, resistance measured
VGS = 0 V, IDS = 250 µA20V
VGL = 5 V, resistance measured
Note:
a. Typical MOSFET Parameters are provided as a design guide.
TIMING SPECIFICATIONS
Test Conditions Unless Specified
V
VDRV
Parameter Symbol
Turn Off Propagation Delay
High Side
a
Rise Time High Side t
Fall Time High Side t
Turn Off Propagation Delay
Low Side
a
Rise Time Low Side t
Fall Time Low Side t
Dead Time Rising t
Dead Time Falling t
t
d_on_HS
r_HS
f_HS
t
d_off_LS
r_LS
f_LS
dead_on
dead_off
Note:
a. Min. and Max. are not 100 % production tested.
V
VIN
25 % of PWM to 90 % of GH102030
10 % to 90 % of GH8
90 % to 10 % of GH8
75 % of PWM to 90 % of GL102030
10 % to 90 % of GL8
90 % to 10 % of GL8
10 % of GL to 10 % of GH15
10 % of GH to 10 % of GL15
DSBL#
= 12 V, TA = 25 °C Min. Typ.aMax.Unit
at package pins
at package pins
= V
= V
VCIN
= 12 V, TA = 25 °C Min. Typ.Max.Unit
= 5 V,
DSBL#
6.0mΩ
1.7mΩ
= 5 V,
ns
www.vishay.com
4
Document Number: 64981
S10-0113-Rev. D, 18-Jan-10
TIMING DEFINITIONS
PWM
GH
SiC769CD
Vishay Siliconix
75 %
25 %
GL
90 %
10 %
SW
1234 5678
RegionDefinitionSymbol
1Turn off propagation delay LSt
2Fall time LSt
3Dead time risingt
4Rise time HSt
5Turn off propagation delay HSt
6Fall time HSt
7Dead time fallingt
8Rise time LSt
Note:
GH is referenced to the high side source. GL is referenced to the low side source.
SiC769CD BLOCK DIAGRAM
90 %
10 %
d_off_LS
f_LS
dead_on
r_HS
d_off_HS
f_HS
dead_off
r_LS
V
CIN
DSBL#
THDN
PWM
SMOD
Document Number: 64981
S10-0113-Rev. D, 18-Jan-10
V
DRV
UVLO
Thermal
Warning
Tristate
PWM
C
GND
AST CNTL
DCM DETECT
GH
GL
V
IN
BOOT
PHASE
VSWH
P
GND
Figure 2
www.vishay.com
5
Loading...
+ 11 hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.