D Low 105-mV Dropout at 250-mA Load
D Guaranteed 250-mA Output Current
D 500-mA Peak Output Current Capability
D Uses Low ESR Ceramic Output Capacitor
D Fast Load and Line Transient Response
D Only 100-mV(rms) Noise With Noise Bypass
Capacitor
D 1-mA Maximum Shutdown Current
D Built-in Short Circuit and Thermal Protection
D Out-Of-Regulation Error Flag (Power Good or POR)
DESCRIPTION
Available
Si9182
Vishay Siliconix
D Fixed 1.215-V, 1.5-V, 1.8-V, 2.5-V, 2.8-V, 2.9-V,
3.0-V, 3.3-V, 5.0-V, or Adjustable Output Voltage
Options
D Other Output Voltages Available by Special Order
APPLICATIONS
D Cellular Phones
D Laptop and Palm Computers
D PDA, Digital Still Cameras
The Si9182 is a 250-mA CMOS LDO (low dropout) voltage
regulator. The device features ultra low ground current and
dropout voltage to prolong battery life in portable electronics.
The Si9182 offers line/load transient response and ripple
rejection superior to that of bipolar or BiCMOS LDO regulators.
The device is designed to maintain regulation while delivering
500-mA peak current. This is useful for systems that have high
surge current upon turn-on. The Si9182 is designed to drive
the lower cost ceramic, as well as tantalum, output capacitors.
The device is guaranteed stable from maximum load current
down to 0-mA load. In addition, an external noise bypass
capacitor connected to the device’s C
pin will lower the
NOISE
TYPICAL APPLICATIONS CIRCUITS
18
C
NOISE
27
DELAYERROR
36
GND SENSE/ADJ
45
V
IN
2.2 mF2.2 mF
GND
V
IN
Si9182
FIGURE 1. Fixed OutputFIGURE 2. Adjustable Output
SD
V
OUT
V
OUT
LDO’s output noise for low noise applications.
The Si9182 also includes an out-of-regulation error flag. When
the output voltage is 5% below its nominal output voltage, the
error flag output goes low. If a capacitor is connected to the
device’s delay pin, the error flag output pin will generate a
delayed power-on-reset signal.
The Si9182 is available in both standard and lead (Pb)-free
MSOP-8 packages and is specified to operate over the
industrial temperature range of −40 _C to 85 _C.
18
C
NOISE
27
DELAYERROR
36
GND SENSE/ADJ
45
V
IN
2.2 mF2.2 mF
GND
V
IN
Si9182
SD
V
OUT
V
OUT
Document Number: 71150
S-50955—Rev. H, 16-May-05
18
C
NOISE
27
0.1 mF
V
IN
2.2 mF2.2 mF
GND
0.1 mF
DELAYERROR
36
GND SENSE/ADJ
45
V
IN
Si9182
SD
V
OUT
FIGURE 3. Low Noise, Full Features Application
1 MW
ON/OFF
POR
V
OUT
www.vishay.com
1
Si9182
y
Output Voltage Accuracy
OUT
%/V
Dropout Voltage
d
INOUT
(@
)
(@V
t 2 V, VIN w 2 V)
GND
m
Vishay Siliconix
ABSOLUTE MAXIMUM RATINGS
Input Voltage, V
SD Input Voltage, V
Output Current, I
Output Voltage, V
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation
of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating
Notes
a. Room = 25_C, Full = −40 to 85_C.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.
c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing. Typical values for dropout voltage at V
V
= 3.3 V, while typical values for dropout voltage at V
OUT
d. Dropout voltage is defined as the input to output differential voltage at which the output voltage drops 2% below the output voltage measured with a 1-V
differential, provided that V
e. The device’s shutdown pin includes a typical 6-MW internal pull-down resistor connected to ground.
f.V
g. The Error Output (Low) function is guaranteed from V
h. The Power_Good trip threshold function is guaranteed from V
is defined as the output voltage of the DUT at 1 mA.
OUT
does not not drop below 2.0 V.
IN
OFF
V
V
V
HYST
DELAY
OL
TH
OUT
ERROR= V
I
= 2 mAFull0.4
SINK
< 2 V are measured at V
OUT
= 2.0 V to V
OUT
= 5.0 V.
OUT
= 1.5 V to V
OUT(nom)
= 1.8 V.
OUT
= 5.0 V and VIN w 2.0 V.
OUT
Full0.012mA
Full
Room
0.93 x
V
OUT
0.95 x
V
OUT
2% x
V
OUT
0.97 x
V
OUT
Room1.22.23.0mA
w 2 V are measured at
OUT
mV (rms)
dB
mV
_
_C
V
mA
V
Document Number: 71150
S-50955—Rev. H, 16-May-05
www.vishay.com
3
TIMING WAVEFORMS
V
IN
t
ON
0.95 V
NOM
V
OUTVOUT
ERROR
t
DELAY
FIGURE 4. Timing Diagram for Power-Up
V
Si9182
Vishay Siliconix
NOM
PIN CONFIGURATION
MSOP-8
C
NOISE
DELAYERROR
1
2
GNDSENSE or ADJ
3
V
4
IN
Top View
8
SD
7
6
V
5
OUT
PIN DESCRIPTION
Pin NumberNameFunction
1C
2DELAY
3GNDGround pin. Local ground for C
4V
5V
6SENSE or ADJ
7ERROR
8SDBy applying less than 0.4 V to this pin, the device will be turned off. Connect this pin to VIN if unused.
NOISE
IN
OUT
Noise bypass pin. For low noise applications, a 0.01-mF or larger ceramic capacitor should be connected from this pin
to ground.
Capacitor connected from this pin to ground will allow a delayed power-on-reset signal at the ERROR (Pin 7) output.
Refer to Figure 4.
and C
NOISE
Input supply pin. Bypass this pin with a 2.2-mF ceramic or tantalum capacitor to ground.
Output voltage. Connect C
For fixed output voltage versions, this pin should be connected to V
this voltage feedback pin sets the output voltage via an external resistor divider.
This open drain output is an error flag output which goes low when V
also provides a power-on-reset signal if a capacitor is connected to the DELAY pin.
The Si9182 is a low drop out, low quiescent current, and very
linear regulator family with very fast transient response. It is
primarily designed for battery powered applications where
battery run time is at a premium. The low quiescent current
allows extended standby time while low drop out voltage
enables the system to fully utilize battery power before
recharge. The Si9182 is a very fast regulator with bandwidth
exceeding 50 kHz while maintaining low quiescent current at
light load conditions. With this bandwidth, the Si9182 is the
fastest LDO available today. The Si9182 is stable with any
output capacitor type from 1 mF to 10.0 mF. However, X5R or
X7R ceramic capacitors are recommended for best output
noise and transient performance.
V
IN
VIN is the input supply pin. The bypass capacitor for this pin
is not critical as long as the input supply has low enough source
impedance. For practical circuits, a 1.0-mF or larger ceramic
capacitor is recommended. When the source impedance is
not low enough and/or the source is several inches from the
Si9182, then a larger input bypass capacitor is needed. It is
required that the equivalent impedance (source impedance,
wire, and trace impedance in parallel with input bypass
capacitor impedance) must be smaller than the input
impedance of the Si9182 for stable operation. When the
source impedance, wire, and trace impedance are unknown,
it is recommended that an input bypass capacitor be used of
a value that is equal to or greater than the output capacitor.
The formula below calculates the value of R1, given the
desired output voltage and the R2 value,
ǒ
V
R1 +
V
OUT
is nominally 1.215 V.
ADJ
* V
V
ADJ
ADJ
Ǔ
R2
(1)
SHUTDOWN (SD)
controls the turning on and off of the Si9182. V
SD
guaranteed to be on when the SD
greater than 1.5 V. V
is guaranteed to be off when theSD
OUT
pin voltage equals or is
OUT
is
pin voltage equals or is less than 0.4 V. During shutdown
mode, the Si9182 will draw less than 2-mA current from the
source. To automatically turn on V
applied, tie the SD
pin to VIN.
whenever the input is
OUT
ERROR
ERROR is an open drain output that goes low when V
OUT
is
less than 5% of its normal value. As with any open drain output,
an external pull up resistor is needed. When a capacitor is
connected from DELAY to GROUND, the error signal transition
from low to high is delayed (see Delay section). This delayed
error signal can be used as the power-on reset signal for the
application system. (Refer to Figure 4.)
V
OUT
V
is the output voltage of the regulator. Connect a bypass
OUT
capacitor from V
to ground. The output capacitor can be
OUT
any value from 1.0 mF to 10.0 mF. A ceramic capacitor with
X5R or X7R dielectric type is recommended for best output
noise, line transient, and load transient performance.
The ERROR
pin is disconnected if not used.
DELAY
A capacitor from DELAY to GROUND sets the time delay for
ERROR
going from low to high state. The time delay can be
calculated using the following formula:
GND
ǒ
Ǔ
V
Ground is the common ground connection for V
It is also the local ground connection for C
SENSE or ADJ, and SD
.
NOISE
SENSE or ADJ
and V
IN
, DELAY,
OUT
.
T
delay
+
The DELAY pin should be an open circuit if not used.
ADJ
I
delay
C
delay
(2)
SENSE is used to sense the output voltage. Connect SENSE
to V
for the fixed voltage version. For the adjustable output
OUT
C
NOISE
version, use a resistor divider R1 and R2, connect R1 from
V
to ADJ and R2 from ADJ to ground. R2 should be in the
OUT
25-kW to 150-kW range for low power consumption, while
maintaining adequate noise immunity.
Vishay Siliconix maintains worldwide manufact ur ing capability. Products m ay be manufac tured at one of several qualified locations. Re liability data f or Silicon Technology and
Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see
http://www.vishay.com/ppg?71 150.
For low noise application, connect a high frequency ceramic
capacitor from C
to ground. A 0.01-mF or a 0.1-mF X5R
NOISE
or X7R is recommended.
www.vishay.com
10
Document Number: 71150
S-50955—Rev. H, 16-May-05
Legal Disclaimer Notice
Vishay
Disclaimer
All product specifications and data are subject to change without notice.
Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf
(collectively, “Vishay”), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein
or in any other disclosure relating to any product.
Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any
information provided herein to the maximum extent permitted by law. The product specifications do not expand or
otherwise modify Vishay’s terms and conditions of purchase, including but not limited to the warranty expressed
therein, which apply to these products.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this
document or by any conduct of Vishay.
The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless
otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such
applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting
from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding
products designed for such applications.
Product names and markings noted herein may be trademarks of their respective owners.