Vishay Si9182DH-12-T1, Si9182DH-15-T1, Si9182DH-18-T1, Si9182DH-25-T1, Si9182DH-28-T1 Schematic [ru]
...
Micropower 250-mA CMOS LDO Regulator
With Error Flag/Power-On-Reset
FEATURES
D Low 105-mV Dropout at 250-mA Load
D Guaranteed 250-mA Output Current
D 500-mA Peak Output Current Capability
D Uses Low ESR Ceramic Output Capacitor
D Fast Load and Line Transient Response
D Only 100-mV(rms) Noise With Noise Bypass
Capacitor
D 1-mA Maximum Shutdown Current
D Built-in Short Circuit and Thermal Protection
D Out-Of-Regulation Error Flag (Power Good or POR)
DESCRIPTION
Available
Si9182
Vishay Siliconix
D Fixed 1.215-V, 1.5-V, 1.8-V, 2.5-V, 2.8-V, 2.9-V,
3.0-V, 3.3-V, 5.0-V, or Adjustable Output Voltage
Options
D Other Output Voltages Available by Special Order
APPLICATIONS
D Cellular Phones
D Laptop and Palm Computers
D PDA, Digital Still Cameras
The Si9182 is a 250-mA CMOS LDO (low dropout) voltage
regulator. The device features ultra low ground current and
dropout voltage to prolong battery life in portable electronics.
The Si9182 offers line/load transient response and ripple
rejection superior to that of bipolar or BiCMOS LDO regulators.
The device is designed to maintain regulation while delivering
500-mA peak current. This is useful for systems that have high
surge current upon turn-on. The Si9182 is designed to drive
the lower cost ceramic, as well as tantalum, output capacitors.
The device is guaranteed stable from maximum load current
down to 0-mA load. In addition, an external noise bypass
capacitor connected to the device’s C
pin will lower the
NOISE
TYPICAL APPLICATIONS CIRCUITS
18
C
NOISE
27
DELAY ERROR
36
GND SENSE/ADJ
45
V
IN
2.2 mF 2.2 mF
GND
V
IN
Si9182
FIGURE 1. Fixed Output FIGURE 2. Adjustable Output
SD
V
OUT
V
OUT
LDO’s output noise for low noise applications.
The Si9182 also includes an out-of-regulation error flag. When
the output voltage is 5% below its nominal output voltage, the
error flag output goes low. If a capacitor is connected to the
device’s delay pin, the error flag output pin will generate a
delayed power-on-reset signal.
The Si9182 is available in both standard and lead (Pb)-free
MSOP-8 packages and is specified to operate over the
industrial temperature range of −40 _C to 85 _C.
18
C
NOISE
27
DELAY ERROR
36
GND SENSE/ADJ
45
V
IN
2.2 mF 2.2 mF
GND
V
IN
Si9182
SD
V
OUT
V
OUT
Document Number: 71150
S-50955—Rev. H, 16-May-05
18
C
NOISE
27
0.1 mF
V
IN
2.2 mF 2.2 mF
GND
0.1 mF
DELAY ERROR
36
GND SENSE/ADJ
45
V
IN
Si9182
SD
V
OUT
FIGURE 3. Low Noise, Full Features Application
1 MW
ON/OFF
POR
V
OUT
www.vishay.com
1
Si9182
y
Output Voltage Accuracy
OUT
%/V
Dropout Voltage
d
IN OUT
(@
)
(@V
t 2 V, VIN w 2 V)
GND
m
Vishay Siliconix
ABSOLUTE MAXIMUM RATINGS
Input Voltage, V
SD Input Voltage, V
Output Current, I
Output Voltage, V
IN
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
SD
OUT
OUT
Maximum Junction Temperature, T
Storage Temperature, T
STG
Short Circuit Protected. . . . . . . . . . . . . . . . . . . . . . . . . .
−0.3 V to V
150_C. . . . . . . . . . . . . . . . . . . . . . .
J(max)
−55_C to 150_C. . . . . . . . . . . . . . . . . . . . . . . . . .
−0.3 V to V
+ 0.3 V. . . . . . . . . . . . . . . . . . . . . . . .
O(nom)
6.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
IN
ESD (Human Body Model) 2 kV. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation
of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating
Power Dissipation (Package)
8-Pin MSOP 666 mW. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Thermal Impedance (Q
8-Pin MSOP
Notes
a. Device mounted with all leads soldered or welded to PC board.
b. Derate 6.6 mW/_C above T
b
conditions for extended periods may affect device reliability.
RECOMMENDED OPERATING RANGE
a
)
JA
= 25_C
A
150_C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input Voltage, V
Output Voltage, V
SD
Input Voltage, V
C
= 2.2 mF, C
IN
C
Range = 1 mF to 10 mF ("10%, x5R or x7R type)
OUT
w C
C
IN
OUT
IN
(Adjustable Version) 1.5 V to 5 V. . . . . . . . . . . . . . . . . .
OUT
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
SD
= 2.2 mF (ceramic, X5R or X7R type) , C
OUT
2 V to 6 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
0 V to V
= 0.1 mF (ceramic)
NOISE
Operating Ambient Temperature, T
Operating Junction Temperature, T
IN
A
J
−40_C to 85_C. . . . . . . . . . . . . . . . . . . .
−40_C to 125_C. . . . . . . . . . . . . . . . . . .
SPECIFICATIONS
T est Conditions
Unless Otherwise Specified
VIN = V
C
Parameter Symbol
= 2.2 mF, C
IN
Output Voltage Range Adjustable Version Full 1.5 5 V
V
DV
OUT
VIN V
VIN − V
OUT
ADJ
100
OUT(nom)
OUT
GND
1 mA v I
From VIN = V
From VIN = 5.5 V to 6 V Full −0.18 0.18
V
= 1.5 V, From VIN = 2.5 V to 3.5 V Full −0.18 0.18
OUT
V
= 5 V, From VIN = 5.5 V to 6 V Full −0.18 0.18
OUT
Output Voltage Accurac
(Fixed Versions)
Feedback Voltage (ADJ Version) V
Line Regulation
(Except 5-V Version)
Line Regulation (5-V Version)
Line Regulation (ADJ Version)
w 2 V)
t 2 V, V
d
d
w 2 V
Dropout Voltage
(@V
OUT
Dropout Voltage
V
OUT
Ground Pin Current I
+ 1 V, I
OUT(nom)
= 2.2 mF, VSD = 1.5 V
OUT
OUT
OUT
v 250 mA
= 1 mA
TempaMinbTypcMax
Room −1.5 1.5
Full −2.5 2.5
Room 1.191 1.215 1.239
Full 1.179 1.251
+ 1 V
OUT(nom)
to V
I
I
OUT
I
OUT
I
OUT
I
OUT
I
OUT
I
OUT
+ 2 V
OUT(nom)
= 10 mA Room 5 20
OUT
= 200 mA Room 85 180
= 250 mA
= 200 mA Room 170 250
= 250 mA
I
= 0 mA Room 150
OUT
= 200 mA
= 250 mA
Full −0.18 0.18
Room 105 275
Full 400
Room 210 300
Full 450
Room 1000
Full 1500
Room 1200
Full 1900
Limits
−40 to 85_C
b
% V
Unit
O(nom)
V
%/V
mV
mA
www.vishay.com
2
Document Number: 71150
S-50955—Rev. H, 16-May-05
SPECIFICATIONS
BW = 50 Hz to 100 kHz
pp j
OUT IN
OUT
mV
VIN = 4.3 V
Parameter Symbol
T est Conditions
Unless Otherwise Specified
VIN = V
C
= 2.2 mF, C
IN
+ 1 V, I
OUT(nom)
= 2.2 mF, VSD = 1.5 V
OUT
OUT
= 1 mA
Vishay Siliconix
Limits
−40 to 85_C
TempaMinbTypcMax
Si9182
b
Unit
Shutdown Supply Current I
ADJ Pin Current I
Peak Output Current I
O(peak)
Output Noise Voltage e
IN(off)
ADJ
N
V
OUT
BW = 50 Hz to 100 kHz
I
OUT
VSD = 0 V Room 0.1 1 mA
ADJ = 1.2 V Room 5 100 nA
w 0.95 x V
= 150 mA
, tpw = 2 ms Room 500 mA
OUT(nom)
w/o C
NOISE
C
= 0.1 mF Room 100
NOISE
Room 200
f = 1 kHz Room 60
Ripple Rejection DV
OUT
/DV
I
IN
OUT
= 150 mA
f = 10 kHz Room 60
f = 100 kHz Room 40
Dynamic Line Regulation DV
Dynamic Load Regulation DV
V
Turn-On-Time t
OUT
O(line)
O(load)
ON
VIN : V
I
OUT
V
VIN = 4.3 V
OUT
OUT(nom)
t
= 5 ms, I
R/tF
+ 1 V to V
OUT
= 250 mA
OUT(nom)
+ 2 V
Room 10
: 1 mA to 150 mA, tR/tF = 2 ms Room 30
= 3.3 V
w/o C
C
NOISE
Cap Room 5 ms
NOISE
= 0.1 mF Room 2 mS
Thermal Shutdown
Thermal Shutdown Junction Temp t
Thermal Hysteresis t
Short Circuit Current I
J(s/d)
HYST
SC
V
= 0 V Room 800 mA
OUT
Room 165
Room 20
Shutdown Input
SD Input Voltage
SD Input Current
e
Shutdown Hysteresis V
V
IH
V
IL
I
IH
I
IL
HYST
High = Regulator ON (Rising) Full 1.5 V
Low = Regulator OFF (Falling) Full 0.4
VSD = 0 V, Regulator OFF Room 0.01
VSD = 6 V, Regulator ON Room 1.0
Full 100 mV
IN
Error Output
Output High Leakage I
Output Low Voltage
Power_Good Trip Threshold
(Rising)
Hysteresis
g
f, h
f
Delay Pin Current Source I
Notes
a. Room = 25_C, Full = −40 to 85_C.
b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.
c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing. Typical values for dropout voltage at V
V
= 3.3 V, while typical values for dropout voltage at V
OUT
d. Dropout voltage is defined as the input to output differential voltage at which the output voltage drops 2% below the output voltage measured with a 1-V
differential, provided that V
e. The device’s shutdown pin includes a typical 6-MW internal pull-down resistor connected to ground.
f. V
g. The Error Output (Low) function is guaranteed from V
h. The Power_Good trip threshold function is guaranteed from V
is defined as the output voltage of the DUT at 1 mA.
OUT
does not not drop below 2.0 V.
IN
OFF
V
V
V
HYST
DELAY
OL
TH
OUT
ERROR = V
I
= 2 mA Full 0.4
SINK
< 2 V are measured at V
OUT
= 2.0 V to V
OUT
= 5.0 V.
OUT
= 1.5 V to V
OUT(nom)
= 1.8 V.
OUT
= 5.0 V and VIN w 2.0 V.
OUT
Full 0.01 2 mA
Full
Room
0.93 x
V
OUT
0.95 x
V
OUT
2% x
V
OUT
0.97 x
V
OUT
Room 1.2 2.2 3.0 mA
w 2 V are measured at
OUT
mV (rms)
dB
mV
_
_C
V
mA
V
Document Number: 71150
S-50955—Rev. H, 16-May-05
www.vishay.com
3
TIMING WAVEFORMS
V
IN
t
ON
0.95 V
NOM
V
OUTVOUT
ERROR
t
DELAY
FIGURE 4. Timing Diagram for Power-Up
V
Si9182
Vishay Siliconix
NOM
PIN CONFIGURATION
MSOP-8
C
NOISE
DELAY ERROR
1
2
GND SENSE or ADJ
3
V
4
IN
Top View
8
SD
7
6
V
5
OUT
PIN DESCRIPTION
Pin Number Name Function
1 C
2 DELAY
3 GND Ground pin. Local ground for C
4 V
5 V
6 SENSE or ADJ
7 ERROR
8 SD By applying less than 0.4 V to this pin, the device will be turned off. Connect this pin to VIN if unused.
NOISE
IN
OUT
Noise bypass pin. For low noise applications, a 0.01-mF or larger ceramic capacitor should be connected from this pin
to ground.
Capacitor connected from this pin to ground will allow a delayed power-on-reset signal at the ERROR (Pin 7) output.
Refer to Figure 4.
and C
NOISE
Input supply pin. Bypass this pin with a 2.2-mF ceramic or tantalum capacitor to ground.
Output voltage. Connect C
For fixed output voltage versions, this pin should be connected to V
this voltage feedback pin sets the output voltage via an external resistor divider.
This open drain output is an error flag output which goes low when V
also provides a power-on-reset signal if a capacitor is connected to the DELAY pin.
between this pin and ground.
OUT
OUT
.
(Pin 5). For adjustable output voltage version,
OUT
drops 5% below its nominal voltage. This pin
OUT
www.vishay.com
4
Document Number: 71150
S-50955—Rev. H, 16-May-05
Loading...