UNIWILL X72IA6 Schematics

5

4

3

2

1

http://hobi-elektronika.net

D D

Model : X72IA6

Intel Yonah CPU + 945PM / ICH7-M Chipset

C C

PG01 INDEX
PG02 SYSTEM BLOCK DIAGRAM
PG03 POWER DIAGRAM & SEQUENCE
PG04 GPIO & POWER CONSUMPTION
PG05 CPU YONAH-1/2
PG06 CPU YONAH-2/2
PG07 CLOCK GEN ICS9LPR310
PG08 NB Calistoga Host-1/5
PG09 NB Calistoga DDRCLK_VGA_PCIEXPR-2/5
PG10 NB Calistoga DDR_MEM SYSTEM-3/5
PG11 NB Calistoga POWER-4/5
PG12 NB Calistoga VSS_NCTF-5/5

B B

PG13 DDR2 CHANNELA,B
PG14 DDR2 Terminate/SMP/DC-IN

PG19 HDD/CD-ROM CON
PG20 Wireless/New Card/EMI
PG21 I/O Port CON
PG22 Audio PWR/FAN CTL
PG23 GIGA LAN
PG24 IEEE1394A TSB43AB22A
PG25 EC IT8510E/BIOS/TP CON
PG26 VGA MXM CON
PG27 CPU CORE
PG28 1.05V/1.5V/1.8V/2.5V/0.9V
PG29 +3.3VA/+5VA/+12VA
PG30 VCC SW/+1.05VS/+1.5VS
PG31 BATT IN/Charger
PG32 Appendix A.Ver.History

Revision History

A

B

ORIGINAL RELEASE

PG15 PWR S/W& LCD/INVERTOR/CRT/TV
PG16 SB ICH-7M CPU/SATA/IDE-1/3
PG17 SB ICH-7M I/O/GPIO/SYS-2/3
PG18 SB ICH-7M Power-3/3

A A

UNIWILL COMPUTER (SIP) Co.,LTD

Title

Size Document Number Rev

SCHEMATIC1

5

4

3

2

Date: Sheet

X72IA6

INDEX

1

132Tuesday, April 11, 2006

B

of

5

4

3

2

1

http://hobi-elektronika.net

X72IA6

D D

CRYSTAL

14.318MHz

Clock Gen

ICS

9LPR310-CLK

Page7

C C

AUDIO CODEC

ALC882H

Amplifier
LM4991

WOOFER
SPK

AMPLIFIER

TPA6011A4

INTERNAL SPK

Page21

EARPHONE
JACK(SPDIF) X 1
MICPHONE JACK X
1

SODIMM1

+1.8VS

IEEE-1394A

B B

SMBus Diagram

TSB43AB22

CRYSTAL

24.576M HZ

DDR2 RAM BUS

533/667MHZ

Page13,14

SODIMM0

+1.8VS

Page24

AZALIA

Page21

MDC

RJ11

PCI BUS

SATA HDD X1

2.5"

Page19

SYSTEM BLOCK DIAGRAM

CPU

Yonah

Socket 478

Page5,6

HOST BUS

667
MHZ

North Bridge

INTEL
945PM

Page8,9,10,11,12

DMI

South Bridge

INTEL
ICH7-M

Page16,17,18

RTC

Page16

THERMAL

ADM1032

Page5

PCIE
x16

IDE

PCIE X1

PCIE X1

PCIE X1

PCIE X1

USBX8

USB CONN x4

CARD READER

ATI
M58

Page26

USB0,2,4,5

Page21

USB 4

EC

LVDS

TMDS&CRT

CD-ROM

Page19

Marvel GIGA
LAN
(88E8055)

Page23

Mini PCIe1

Page20

Mini PCIe2

Page20

NEW CARD

Page20

+5V

USB6

USB1

USB3

RJ45

Page21

CRYSTAL

25M HZ

S-Video
LCD
DVI

USB7

Page21

Page15

Page21

LPC BUS

South
Bridge

SMBus 1

KBC

A A

SMBus 2

DDR DIMM

Clock Gen

Thermal Sensor for CPU

BATTERY

MASTER

EC

K/B CONTROLLER

ITE8510

Page25

PS/2 & GPIO

CRYSTAL

32.768K

PS/2 & GPIO

REMOTE IR

Page21

FLASH ROM

Page25

5

4

INT K/B

Page25

T/P

Page25

Page22

3

FAN

CHARGER

Page31

BATTERY

Page31

UNIWILL COMPUTER (SIP) Co .,L TD

Title

Size Document Number Rev

2

Date: Sheet

X72IA6

SYSTEM BLOCK DIAGRAM

SCHEMATIC1

1

232Tuesday, April 11, 2006

B

of

5

4

3

2

1

POWER BLOCK DIAGRAM

http://hobi-elektronika.net

+5V_ON

MOS

+3VA

D D

+3.3VS_ON

MOS

VIN

MAX1902

+5V_ON

MOS

+5VA

+3.3VS_ON

MOS

+12VA

+3.3VS_ON

MOS

C C

+1.8V_ON

+1.5VS

OZ813

+1.05VS

MOS

+1.8V_ON

MOS

B B

+1.8V_ON

MOS

+1.8VS

OZ818

RT9173

VIN_CPU

VCORE_ON

A A

6262

+3.3V

+3.3VS

+5V

+5VS

+12VS

+1.5V

+1.05V

+1.8V

+0.9VS

VCORE

+3.3V

RT9173B

+1.8V_ON

MOS

POWER Sequence

.

PCIRST#/PLTRST#

+3VA,+5VA,+12VA

PWRSW

.

+3.3VS_ON

+5VS,+12VS

+3.3VS

+1.5VS_ON

.

+1.5VS

.

+1.05VS_ON

+1.8V_DDR_ON

.

+1.8VS

+1.05VS

RSMRST#

.
.

PWRBTN#

.

+5V_ON

+5V

+3.3V

+2.5V

+1.8V_ON

.

+1.8V

+1.05V

+1.5V

.

Vcore_ON

Vcore

PWROK/VR_PWRGD

H_PWRGD

CPURST#

+2.5V

+5VREF

1ms

1ms

1ms
50ms

10ms

1s

5.8ms

40ms

7ms

110ms

.

EC Control Pin

5

4

3

2

UNIWILL COMPUTER (SIP) Co .,L TD

Title

Size Document Number Rev

SCHEMATIC1

Date: Sheet

X72IA6

Power Diagram & Sequence

1

332Tuesday, April 11, 2006

of

B

5

4

3

2

1

http://hobi-elektronika.net

ICH7-M

GPIO9
GPIO11
GPIO12

GPIO

BM_BUSY#

EC_EXTSMI#

SMB_ALERT#
PNLSW0
PNLSW1

PNLSW2
PM_DPRSLPVR
PM_STPPCI#
PM_STPCPU#

H_PWRGD

GPIO0

D D

C C

B B

GPIO13
GPIO14
GPIO16

GPIO18
GPIO20
GPIO49

ITE8510E

GPIO

GPCF0

RF_SW#
SILENT#/

GPCF1

IR_PS2CLK1

GPCF2
GPCF3

IR_PS2DAT1
TP_CLK

GPCF4
GPCF5

TP_DATA
KEY_16

GPCF6
GPCF7

KEY_17

GPI0

SCROLL_LED#
CAPS_LED#

GPI1
GPI2

NUM_LED#

GPI3

CHG_R_LED#

GPI4

CHG_G_LED#
SUSLED_LED#

GPI5
GPI6

IR_MAXVOLUME

GPH0

+1.8V_DDR_ON

GPH1

+1.8V_ON
+1.05VS_ON

GPH2

+3.3VS_ON

GPH3

+5V_ON

GPH4

SET_V

GPH5
GPH6

+1.5VS_ON
VCORE_ON

GPH7
GPG4

TP_DISABLE
LCDSW

GPG5

MUTE#

GPG6

EXTTS#0

GPG7
GPB0

ROM_WE_DIS

NA

GPB1
GPB2

PM_RSMRST#

GPB3

BAT_SMBCLK
BAT_SMBDAT

GPB4
GPB5

H_A20GATE

GPB6

H_RCIN#

GPB7

RFLED_ON#

GPE0

NA

GPE1

EC_CPU_BSEL1

GPE2

NA

GPE3

NA

GPE4

PWRSW
LID#

GPE5

PCM#

GPE6
GPE7

PM_SLP_S3#

GPD0

ADAP_IN
REMOTE_ON#

GPD1
GPD2

PCI_RST#/PLT_RST#

GPD3

EC_EXTSMI#
PM_SLP_S4#

GPD4

PM_THROTTLING#

GPD5

FAN_SPD#

GPD6
GPD7

NA

GPA0

BTL_BEEP

NA

GPA1

NA

GPA2
GPA3

NA
NA

GPA4
GPA5

SMP1_EN#
MAIL#

GPA6

PWRBTN#

GPA7

ITE8510E

GPC0
GPC1
GPC2
GPC3
GPC4
GPC5
GPC6
GPC7
ADC0
ADC1
ADC2
ADC3
DAC0
DAC1
DAC2
DAC3

GPIO

PWROK
BAT2_SMBCLK
BAT2_SMBDAT

SB_ALERT#1/EC_171

SB_ALERT#2/BROWSER#
TP_LED#
CHG_ON
SILENT_LED#
BAT_TEMP
ADAPTOR_I
DDR2_TEMP
VGA_TEMP
BRIGHTADJ
CHG_I
FAN_CTRL0

NA

CPU CORE(V)

2.0G

2.2G

2.26G

2.4G

2.5G

2.53G

2.6G

2.66G

2.8G

3.06G

VCC

+3.3V
+3.3VA
+2.5V
+1.5V
+VCCP

+VCC_GMCH_CORE

VCC

+3.3V
+3.3VA
+1.5V
+1.5VA

+3.3VA_RTC

CPU

ICC(mA)

1.525

1.525

1.525

1.525

1.525

1.525

1.525

1.525

1.525

1.525

35.7

37.5

38.1

39.3
40

40.4

41.05

43.35

44.86

55.9

MCHE

ICC(mA)

108.19

501.3
1390

33.4
10
266

ICH6-M

ICC(mA) W

275
487
27

0.003

W

0.357

1.254

2.502

0.084

0.018

0.452

0.315

0.909

0.876

0.049

0.00001

W

54.3

57.1

58.0

59.8

61.0

61.5

62.6

66.1

68.4

85.2

TEMP( )

70

TEMP( )

70

TEMP( )

к

69
70
70
71
72
72
72
74
75
81

к

к

VCC

+3.3V

VCC

+3.3V

VCC

+3.3V(DVDD)

VCC

3.3V9630

VCC

+3.3V

ITE8510E

ICC(mA)

300

W
1

CLOCK GENERATOR

ICC(mA)

180

W

0.594

ALC880

ICC(mA)

W

0.234

71

TPA6011A4

ICC(mA)

W

0.099W

ADM1032

ICC

170uA

W

0.56mW

TEMP( )

к

70

к

TEMP( )

70

к

TEMP( )

70

TEMP( )

к

85

к

TEMP( )

150

A A

UNIWILL COMPUTER (SIP) Co .,L TD

Title

Size Document Number Rev

SCHEMATIC1

5

4

3

2

Date: Sheet

X72IA6

GPIO & Power Consumption

1

432Tuesday, April 11, 2006

of

B

5

H_A#[16:3]8

D D

H_ADSTB#08

H_REQ#[4:0]8

C C

H_ADSTB#18

H_A20M#16

H_FERR#16

H_STPCLK#16

H_IGNNE#16

H_INTR16
H_NMI16
H_SMI#16

H_A#3
H_A#4
H_A#5
H_A#6
H_A#7
H_A#8
H_A#9
H_A#10
H_A#11
H_A#12
H_A#13
H_A#14
H_A#15 H_D#11
H_A#16

H_REQ#0
H_REQ#1
H_REQ#2
H_REQ#3
H_REQ#4

H_A#17
H_A#18
H_A#19
H_A#20
H_A#21
H_A#22
H_A#23
H_A#24
H_A#25
H_A#26
H_A#27
H_A#28
H_A#29
H_A#30
H_A#31

R26 0_5%_0603

Z0505

W6

W3
W5

W2

AA1
AA4
AB2
AA3

B25

J4
L4

M3

K5
M1
N2

J1
N3

P5

P2

L1

P4

P1
R1

L2

K3
H2

K2

J3

L5

Y2
U5
R3

U4

Y5
U2
R4

T5

T3

Y4

Y1

V4

A6

A5
C4

D5
C6

B4

A3

M4
N5

T2

V3

B2
C3

U4-1

A{3}#
A{4}#
A{5}#
A{6}#
A{7}#
A{8}#
A{9}#
A{10}#
A{11}#
A{12}#
A{13}#
A{14}#
A{15}#
A{16}#
ADSTB{0}#

REQ{0}#
REQ{1}#
REQ{2}#
REQ{3}#
REQ{4}#

A{17}#
A{18}#
A{19}#
A{20}#
A{21}#
A{22}#
A{23}#
A{24}#
A{25}#
A{26}#
A{27}#
A{28}#
A{29}#
A{30}#
A{31}#
ADSTB{1}#

A20M#
FERR#
IGNNE#

STPCLK#
LINT0
LINT1
SMI#

RSVD{01}
RSVD{02}
RSVD{03}
RSVD{04}
RSVD{05}
RSVD{06}
RSVD{07}
RSVD{08}
RSVD{09}
RSVD{10}

RSVD{11}

I14664475

ADDR GROUP 0 ADDR GROUP 1

ADS#
BNR#

BPRI#

DEFER#

DRDY#

DBSY#

BR0#

IERR#

INIT#

CONTROL

LOCK#

RESET#

RS{0}#
RS{1}#
RS{2}#
TRDY#

HITM#

BPM{0}#
BPM{1}#
BPM{2}#
BPM{3}#

PRDY#

PREQ#

XDP/ITP SIGNALS

TRST#

DBR#

PROCHOT#

THERMDA
THERMDC

THERM

THERMTRIP#

BCLK{0}
BCLK{1}

H CLK

RSVD{12}

RSVD{13}
RSVD{14}
RSVD{15}
RSVD{16}
RSVD{17}

RESERVED

RSVD{18}
RSVD{19}
RSVD{20}

HIT#

TCK

TDO
TMS

H1
E2
G5

H5
F21
E1

F1
D20

B3
H4

H_CPURST#

B1

H_RS#0

F3

H_RS#1

F4

H_RS#2

G3
G2

G6
E4

AD4
AD3
AD1
AC4
AC2

Z0506

AC1

TCK

AC5

TDI

AA6

TDI

TDO

AB3

TMS

AB5

TRST#

AB6
C20

H_PROCHOT#

D21

H_THERMDA

A24

H_THERMDC

A25

PM_THRMTRIP#

C7

A22
A21

T22

D2
F6
D3
C1
AF1
D22
C23
C24

4

H_ADS# 8
H_BNR# 8
H_BPRI# 8

H_DEFER# 8
H_DRDY# 8
H_DBSY# 8

H_BREQ#0 8

H_INIT# 16
H_LOCK# 8
H_CPURST# 8

H_TRDY# 8
H_HIT# 8H_A#[31:17]8

H_HITM# 8

PM_THRMTRIP# 9,16

CLK_CPU_BCLK 7
CLK_CPU_BCLK# 7

CPU_BSEL0

H_RS#[2:0]

+1.05V

3

http://hobi-elektronika.net

H_RS#[2:0] 8

R18

*56

Close to NB

+1.05V

R96
1Kohm/5%/0603

R55

0_5%_0603

R100

1Kohm/5%/0603

MCH_BSEL0 9

CLK_BSEL0 7

H_D#[15:0]8

H_DSTBN#08
H_DSTBP#08

H_DINV#08

H_D#[31:16]8

+1.05V

R407

1Kohm/1%/0603

Layout note: 0.5"

R408

max length.

2Kohm/1%/0603

CPU_BSEL125

H_DSTBN#18
H_DSTBP#18

H_DINV#18

H_D#0
H_D#1
H_D#2
H_D#3
H_D#4
H_D#5
H_D#6
H_D#7
H_D#8
H_D#9H_IERR#
H_D#10

H_D#12
H_D#13
H_D#14
H_D#15

H_D#16
H_D#17
H_D#18
H_D#19
H_D#20
H_D#21
H_D#22
H_D#23
H_D#24
H_D#25
H_D#26
H_D#27
H_D#28
H_D#29
H_D#30
H_D#31

H_GTLREF

R70 *1K
R69 51.1ohm/1%/0603

CPU_BSEL0
CPU_BSEL1
CPU_BSEL2

TEST1
TEST2

2

U4-2

E22

D{0}#

F24

D{1}#

E26

D{2}#

H22

D{3}#

F23

D{4}#

G25

D{5}#

AD26

E25
E23
K24
G24

H26
F26
K22
H25
H23
G22

N22
K25
P26
R23

M23
P25
P22
P23
T24
R24

T25
N24
M24
N25
M26

C26
D25

B22
B23
C21

J24
J23

J26

L25
L22
L23

L26

D{6}#
D{7}#
D{8}#
D{9}#
D{10}#
D{11}#
D{12}#
D{13}#
D{14}#
D{15}#
DSTBN{0}#
DSTBP{0}#
DINV{0}#

D{16}#
D{17}#
D{18}#
D{19}#
D{20}#
D{21}#
D{22}#
D{23}#
D{24}#
D{25}#
D{26}#
D{27}#
D{28}#
D{29}#
D{30}#
D{31}#
DSTBN{1}#
DSTBP{1}#
DINV{1}#

GTLREF

TEST1
TEST2

BSEL{0}
BSEL{1}
BSEL{2}

I14664163

DATA GRP 0

DATA GRP 1

DATA GRP 3

MISC

H_DPRSTP# Layout
routing is
ICH-7 -> CPU -> IMVP-6
sequency

DATA GRP 2

D{32}#
D{33}#
D{34}#
D{35}#
D{36}#
D{37}#
D{38}#
D{39}#
D{40}#
D{41}#
D{42}#
D{43}#
D{44}#
D{45}#
D{46}#
D{47}#

DSTBN{2}#

DSTBP{2}#

DINV{2}#

D{48}#
D{49}#
D{50}#
D{51}#
D{52}#
D{53}#
D{54}#
D{55}#
D{56}#
D{57}#
D{58}#
D{59}#
D{60}#
D{61}#
D{62}#
D{63}#

DSTBN{3}#

DSTBP{3}#

DINV{3}#
COMP{0}

COMP{1}
COMP{2}
COMP{3}

DPRSTP#

DPSLP#

DPWR#

PWRGOOD

SLP#
PS1#

AA23
AB24
V24
V26
W25
U23
U25
U22
AB25
W22
Y23
AA26
Y26
Y22
AC26
AA24
W24
Y25
V23

AC22
AC23
AB22
AA21
AB21
AC25
AD20
AE22
AF23
AD24
AE21
AD21
AE25
AF25
AF22
AF26
AD23
AE24
AC20

R26
U26
U1
V1

E5
B5
D24
D6
D7
AE6

H_D#32
H_D#33
H_D#34
H_D#35
H_D#36
H_D#37
H_D#38
H_D#39
H_D#40
H_D#41
H_D#42
H_D#43
H_D#44
H_D#45
H_D#46
H_D#47

H_D#48
H_D#49
H_D#50
H_D#51
H_D#52
H_D#53
H_D#54
H_D#55
H_D#56
H_D#57
H_D#58
H_D#59
H_D#60
H_D#61
H_D#62
H_D#63

COMP0

R413 27.4ohm/1%/0603

COMP1

R414 54.9ohm/1%/0603

COMP2

R359 27.4ohm/1%/0603

COMP3

R360 54.9ohm/1%/0603

H_D#[47:32] 8

H_DSTBN#2 8
H_DSTBP#2 8
H_DINV#2 8
H_D#[63:48] 8

H_DSTBN#3 8
H_DSTBP#3 8
H_DINV#3 8

H_DPRSTP# 16,27
H_DPSLP# 16
H_DPWR# 8
H_PWRGD 16
H_CPUSLP# 8,16
H_PSI# 27

1

0.5" to
CPU Pin

B B

CPU Thermal Sensor

+3.3V

R412 200ohm/1%/0603

C459

2.2U/6.3v/0603

1

H_THERMDA
H_THERM#

C451

2200p/50V/0603

A A

H_THERMDC

2
4
3

U22

D+
THERM#
D-

VDD

GND

ADM1032

5

ADATA

SCLK

ALERT

7
8
6

SMBDAT_EC 7,25
SMBCLK_EC 7,25

PSB533
PSB667

5

4

CPU_BSEL1

CPU_BSEL2

R56

R66

0_5%_0603

0_5%_0603

+1.05V

R111
1Kohm/5%/0603

R110

1Kohm/5%/0603

+1.05V

R107
1Kohm/5%/0603

R108

1Kohm/5%/0603

BSEL20BSEL1 BSEL0

0
0

1

11

MHZ
133
166

MCH_BSEL1 9
CLK_BSEL1 7

MCH_BSEL2 9
CLK_BSEL2 7

DK_MXM_THERM#26

3

PM_THRMTRIP#

H_THERM#

R374

R375

1Kohm/5%/0603

0_5%_0603

0_5%_0603

CPU_CORE

R385
100KOHM/5%/0603

Z0508

Q55

B

2N3904

C433

E C

0.1u_25V_0603

+3.3V

R369

R373

100KOHM/5%/0603

100KOHM/5%/0603

Q50

B

2N3904

C419

E C

0.1u_25V_0603

C432
1u/10V/0603

C401
1u/10V/0603

2

Close
CPU

AUX_OFF# 29

Q54

B

2N3904

E C

Q51

B

2N3904

E C

UNIWILL COMPUTER (SIP) Co.,LTD

Title

Size Document Number Rev

SCHEMATIC1

Date: Sheet

H_IERR#

R61 56_5%_0603

H_PROCHOT#

K#

H_STPCL
TDO
TMS
TDI
H_CPURST#

TRST#
TCK

X72IA6

CPU YONAH-1/2

1

R62 56_5%_0603
R366 150ohm/1%/0603
R20 *54.9_1R386
R35 *39.2_1
R36 *150_1
R23 *54.9_1

R38 680_5%_0603
R32 27.4ohm/1%/0603

+1.05V

532Tuesday, April 11, 2006

B

of

5

4

3

2

1

http://hobi-elektronika.net

CPU_CORE

U4-3

A7

VCC001

A9

VCC002

AA10
AA12
AA13
AA15
AA17
AA18
AA20

AC10
AB10
AB12
AB14
AB15
AB17
AB18

A10
A12
A13
A15
A17
A18
A20

B10
B12
B14
B15
B17
B18
B20

C10
C12
C13
C15
C17
C18

D10
D12
D14
D15
D17
D18

E10
E12
E13
E15
E17
E18
E20

F10
F12
F14
F15
F17
F18
F20
AA7
AA9

AB9

B7
B9

C9

D9

E7
E9

F7
F9

VCC003
VCC004
VCC005
VCC006
VCC007
VCC008
VCC009
VCC010
VCC011
VCC012
VCC013
VCC014
VCC015
VCC016
VCC017
VCC018
VCC019
VCC020
VCC021
VCC022
VCC023
VCC024
VCC025
VCC026
VCC027
VCC028
VCC029
VCC030
VCC031
VCC032
VCC033
VCC034
VCC035
VCC036
VCC037
VCC038
VCC039
VCC040
VCC041
VCC042
VCC043
VCC044
VCC045
VCC046
VCC047
VCC048
VCC049
VCC050
VCC051
VCC052
VCC053
VCC054
VCC055
VCC056
VCC057
VCC058
VCC059
VCC060
VCC061
VCC062
VCC063
VCC064
VCC065
VCC066
VCC067

I14669087

QT1608GRL600 = 200mA
QT1608RL120 = 200mA
QT1608RL600 = 200 mA
QT1608RL030 = 500mA
QT1608RL060 = 500mA

D D

C C

B B

VCC068
VCC069
VCC070
VCC071
VCC072
VCC073
VCC074
VCC075
VCC076
VCC077
VCC078
VCC079
VCC080
VCC081
VCC082
VCC083
VCC084
VCC085
VCC086
VCC087
VCC088
VCC089
VCC090
VCC091
VCC092
VCC093
VCC094
VCC095
VCC096
VCC097
VCC098
VCC099
VCC100

VCCP01
VCCP02
VCCP03
VCCP04
VCCP05
VCCP06
VCCP07
VCCP08
VCCP09
VCCP10
VCCP11
VCCP12
VCCP13
VCCP14
VCCP15
VCCP16

VCCSENSE

VSSSENSE

VCCA

VID0
VID1
VID2
VID3
VID4
VID5
VID6

AB20
AB7
AC7
AC9
AC12
AC13
AC15
AC17
AC18
AD7
AD9
AD10
AD12
AD14
AD15
AD17
AD18
AE9
AE10
AE12
AE13
AE15
AE17
AE18
AE20
AF9
AF10
AF12
AF14
AF15
AF17
AF18
AF20

V6
G21
J6
K6
M6
J21
K21
M21
N21
N6
R21
R6
T21
T6
V21
W21

B26

AD6
AF5
AE5
AF4
AE3
AF2
AE2

AF7

AE7

CPU_CORE

Z0601

+1.05V

H_VID0 14
H_VID1 14
H_VID2 14
H_VID3 14
H_VID4 14
H_VID5 14
H_VID6 14

+1.5V

B4

QT1608RL060

Close to Pin

C73

C75

4.7uF/10V/0805

VCORE_VCCSENSE 27 VCORE_C- 27

VCORE_VSSSENSE 27

0.01u_50V_0603

CPU_CORE

1000p/50V/0603

+

C28

4.7uF/10V/0805

C411

4.7uF/10V/0805

C439
1u/10V/0603

C37
1u/10V/0603

C45

1000p/50V/0603

C425

0.1u_25V_0603

0.1u_25V_0603

C429

C417

+

220U_2V_POS

*220U_2V_POS

C414

4.7uF/10V/0805

C55

4.7uF/10V/0805

C30

C408

1u/10V/0603

1u/10V/0603

C430

C32
1u/10V/0603

1u/10V/0603

C423

1000p/50V/0603

C427

0.1u_25V_0603

4.7uF/10V/0805

4.7uF/10V/0805

C44

1u/10V/0603

C436

1u/10V/0603

C438

1000p/50V/0603

C397

0.1u_25V_0603

JP5 CLOSE

12

JP6 CLOSE

12

C20

C412

C48
1u/10V/0603

1u/10V/0603

C406

1000p/50V/0603

C399

0.1u_25V_0603

4.7uF/10V/0805

4.7uF/10V/0805

C43

1u/10V/0603

C442

C29

C395

VCORE_C+ 27

C54

C409

C407
1u/10V/0603

C448
1u/10V/0603

C416

1000p/50V/0603

C62

0.1u_25V_0603

C40

4.7uF/10V/0805

C410

4.7uF/10V/0805

C47

1u/10V/0603

C437

1000p/50V/0603

C50

0.1u_25V_0603

C435

4.7uF/10V/0805

4.7uF/10V/0805

C46

C21

1u/10V/0603

1u/10V/0603

C413

1000p/50V/0603

1000p/50V/0603

C65

0.1u_25V_0603

C24

C25

C31

1000p/50V/0603

more than P71

A11
A14
A16
A19
A23
A26

B11
B13
B16
B19
B21
B24

C11
C14
C16
C19

C22
C25

D11
D13
D16
D19
D23
D26

E11
E14
E16
E19
E21
E24

F11
F13
F16
F19

F22
F25

G23
G26

H21
H24

K23
K26

L21
L24

M22
M25

N23
N26

J22
J25

A4
A8

B6
B8

C5
C8

C2

D1
D4
D8

E3
E6
E8

F5
F8

F2

G4
G1

H3
H6

J2
J5

K1
K4

L3
L6

M2
M5

N1
N4

P3

U4-4

VSS001
VSS002
VSS003
VSS004
VSS005
VSS006
VSS007
VSS008
VSS009
VSS010
VSS011
VSS012
VSS013
VSS014
VSS015
VSS016
VSS017
VSS018
VSS019
VSS020
VSS021
VSS022
VSS023
VSS024
VSS025
VSS026
VSS027
VSS028
VSS029
VSS030
VSS031
VSS032
VSS033
VSS034
VSS035
VSS036
VSS037
VSS038
VSS039
VSS040
VSS041
VSS042
VSS043
VSS044
VSS045
VSS046
VSS047
VSS048
VSS049
VSS050
VSS051
VSS052
VSS053
VSS054
VSS055
VSS056
VSS057
VSS058
VSS059
VSS060
VSS061
VSS062
VSS063
VSS064
VSS065
VSS066
VSS067
VSS068
VSS069
VSS070
VSS071
VSS072
VSS073
VSS074
VSS075
VSS076
VSS077
VSS078
VSS079
VSS080
VSS081

I14669681

VSS082
VSS083
VSS084
VSS085
VSS086
VSS087
VSS088
VSS089
VSS090
VSS091
VSS092
VSS093
VSS094
VSS095
VSS096
VSS097
VSS098
VSS099
VSS100
VSS101
VSS102
VSS103
VSS104
VSS105
VSS106
VSS107
VSS108
VSS109
VSS110
VSS111
VSS112
VSS113
VSS114
VSS115
VSS116
VSS117
VSS118
VSS119
VSS120
VSS121
VSS122
VSS123
VSS124
VSS125
VSS126
VSS127
VSS128
VSS129
VSS130
VSS131
VSS132
VSS133
VSS134
VSS135
VSS136
VSS137
VSS138
VSS139
VSS140
VSS141
VSS142
VSS143
VSS144
VSS145
VSS146
VSS147
VSS148
VSS149
VSS150
VSS151
VSS152
VSS153
VSS154
VSS155
VSS156
VSS157
VSS158
VSS159
VSS160
VSS161
VSS162

P6
P21
P24
R2
R5
R22
R25
T1
T4
T23
T26
U3
U6
U21
U24
V2
V5
V22
V25
W1
W4
W23
W26
Y3
Y6
Y21
Y24
AA2
AA5
AA8
AA11
AA14
AA16
AA19
AA22
AA25
AB1
AB4
AB8
AB11
AB13
AB16
AB19
AB23
AB26
AC3
AC6
AC8
AC11
AC14
AC16
AC19
AC21
AC24
AD2
AD5
AD8
AD11
AD13
AD16
AD19
AD22
AD25
AE1
AE4
AE8
AE11
AE14
AE16
AE19
AE23
AE26
AF3
AF6
AF8
AF11
AF13
AF16
AF19
AF21
AF24

A A

5

4

+1.05V

C183

0.1u_25V_0603

0.1u_25V_0603

C181

0.1u_25V_0603

C57

0.1u_25V_0603

C58

0.1u_25V_0603

C14

0.1u_25V_0603

3

C59

0.1u_25V_0603

C15

0.1u_25V_0603

C16

0.1u_25V_0603

C17

0.1u_25V_0603

C60

4.7uF/10V/0805

C19

4.7uF/10V/0805

C56

4.7uF/10V/0805

C53

4.7uF/10V/0805

2

C18

UNIWILL COMPUTER (SIP) Co.,LTD

Title

Size Document Number Rev

SCHEMATIC1

Date: Sheet

X72IA6

CPU YONAH-2/2

1

632Tuesday, April 11, 2006

of

B

5

4

3

2

1

Modify13

D D

CLK_BSEL25
CLK_BSEL15
CLK_BSEL05

C C

Reserved FOR EMI

C206 *150PF
C598 *150PF
C208 *150PF
C799 *150PF
C201 *200PF
C198 *100PF

Bsel [0,2]
Vil = 0.3
Vih = 0.7

C212
33pF/50V/0603

PCI3
PCI2
PCI1
PCI0
CLKBSEL1
CLKBSEL0

All the Capacitor must be
add close to Clock GEN at
the same side

Modify8

R513 2.2Kohm/1%/0603
R510 2.2Kohm/1%/0603

R175 *2.2K

Y2

14.318MHz_DIP

R185 *10M R472 22_5%_0603

C213
33pF/50V/0603

CLKBSEL2
CLKBSEL1

CLKBSEL0

XTAL_OUT
XTAL_IN

SELDOT , 1= Pin 14/15 DOT 96MHZ , Pin 17/18 LCDCLK
0= Pin 14/15 27MHZ Fix/SS Pin 17/18 PCIEX

+3.3V

MINICARD_CLK_REQ2#20
NB_CLK_REQ#9

MINICARD_CLK_REQ1#20

Close pin 50

PCICLK_1394_A24

TEST_PCI25
CLK_PCI_LPC25
CLK_PCI17

CLK_ICH1417
CLK_USB4817

R171 100_5%_0603

SATA_CLKP16
SATA_CLKN16

Ce = 2*CL - ( Cs + Ci )

B B

CL = Crystal Load Cap = 20P
Ci = IC internal Cap = 5P

Changed 10/08

Cs = 2P
Ce = Crystal external Cap = 33P

SB_SMB_DATA13,17,20,23

SMBDAT_EC5,25
SMBCLK_EC5,25

SB_SMB_CLK13,17,20,23

A A

PSB533

FS3FS4

0

PSB667
PSB533
PSB667

01
01

R173 *0
R172 0_5%_0603
R169 0_5%_0603
R170 *0

BSEL2
FSLC

00
00

01
01
01

BSEL1
FSLB

0

0
1

CLKGEN_DATA

CLKGEN_CLK

BSEL0
FSLA

1
1

CPU
MHZ

133
166
133
166

PCI
MHZ

33 100

33

PCI-E
MHZ

100

SPREAD %

0.5% DOWN

+/- 0.25%
CENTER

FS3 , FS 4 SEETING BY I2C BUS

5

4

http://hobi-elektronika.net

Close pin 28,42

CLK_VDDA

R161

2.2_5%_0603

VDD_A_CR

C194

0.1u_25V_0603

R176 33_5%_0603
R168 33_5%_0603

R726
*0

4.7uF/10V/0805

R151 22_5%_0603
R152 22_5%_0603

R682

R727

*0

*0

C195

R512 33_5%_0603
R639 33_5%_0603
R528 33_5%_0603
R179 33_5%_0603

R681
*0

PEREQ1#

PEREQ3# V

C185

0.1u_25V_0603

0.1u_25V_0603

PCI-E
Power

42 56
50 45

PCI3
PCI2
PCI1
PCI0

64

CLKBSEL2
CLKBSEL1
CLKBSEL0

CLKGEN_DATA
CLKGEN_CLK

SATACLKP
SATACLKN

XTAL_OUT

XTAL_IN
IREF

R487

4.3Kohm/1%/0603

61
60
12

55
54

17
18

26
27

33
32
34
16

57
58

47

PCI-Express

Reserve VGAN_CardMCH ICH7-M LAN

0

V

VPEREQ2#

C186

C187

0.1u_25V_0603

U29

VDDPCIEX VDDREF
VDDCPU VDDA

5

PCICLK3

4

PCICLK2_2X

3

PCICLK1_2X
PCICLK0_2X

9

SELDOT/ PCICLK_F1

8

PCICLK_F0

FLSC/REF1
FLSB/REF0
FLSA/USB_48M_2X

SDATA
SCLK

LCD_SSCGT/PCIEXOT
LCD_SSCGC/PCIEXOC

SATACLKT
SATACLKC

PEREQ4#
PEREQ3#
PEREQ2#
PEREQ1#

X2_OUT
X1_IN

VREF

9LPR310-CLK

23

C190

C188

4.7uF/10V/0805

0.1u_25V_0603

PCI
Power

1

7

VDDPCI0

VDDPCI1

PLL
Power

PCI/PCIEX_STOP#

VTT_PWRGD#/PD

GND

GND

GND

GND

GND

GND

GND

GND

261321293753

59

Mini_C1 Mini_C2 Reserve

45 816

V

V

3

V

VDD48VDDPCIEX

GNDA

CPU_STOP#

CPUCLKT1
CPUCLKC1

CPUCLKT0
CPUCLKC0

PCIEXT1

PCIEXC1

PCIEXT2

PCIEXC2

PCIEXT3

PCIEXC3

PCIEXT4

PCIEXC4

PCIEXT5

PCIEXC5

PCIEXT6

PCIEXC6

PCIEXT7

PCIEXC7

PCIEXT8

PCIEXC8

DOTT_96M
DOTC_96M

V

Close pin 56 Close pin 1,7

Z0703
Z0704

R180

2.2_5%_0603

1128

46

63
62

49
48

52
51

19
20

22
23

24
25

30
31

36
35

39
38

41
40

44
43

14
15

10

GCLK => PCI-E & DMI (100MHZ)
DREFCLK => Dispaly PLLA ( nun- ss 96MHZ)
DRESSFCLK => Display LVDS PLLB ( ss 100MHZ)

CLK_VDDA

Z0705
Z0706

CPU1
CPU#1

CPU0
CPU#0

PCIE1
PCIE#1

PCIE2
PCIE#2

PCIE3
PCIE#3

PCIE4
PCIE#4

PCIE5
PCIE#5

PCIE6
PCIE#6

PCIE7
PCIE#7

VDD_REF_CR

7

V

VPEREQ4#

C203

C199

0.1u_25V_0603
*4.7U_10V_0805

Xtal
Power

R530 0_5%_0603
R523 *0

R497 22_5%_0603
R494 22_5%_0603

R165 22_5%_0603
R163 22_5%_0603

R160 22_5%_0603
R159 22_5%_0603

R493 22_5%_0603
R486 22_5%_0603

R483 22_5%_0603
R481 22_5%_0603

R479 22_5%_0603
R471 22_5%_0603

R480 22_5%_0603

R484 22_5%_0603
R482 22_5%_0603

R724 22_5%_0603
R725 22_5%_0603

+3.3V

R502
10KOHM/5%/0603

R679
*0

B

E C

Q90
2N3904

2

R680
330_5%_0603

C593

0.1u_25V_0603

0.1u_25V_0603

R178
1_5%_0603

C202 0.1u_25V_0603

Changed 10/08

PM_STPPCI# 17
PM_STPCPU# 17

CLK_MCH_BCLK 8
CLK_MCH_BCLK# 8

CLK_CPU_BCLK 5
CLK_CPU_BCLK# 5

GCLK 9
GCLK# 9

CLK_PCIE_NEW_CARD 20
CLK_PCIE_NEW_CARD# 20

CLK_PCIE_ICH 17
CLK_PCIE_ICH# 17

CLK_PCIE_MXM 26
CLK_PCIE_MXM# 26

CLK_PCIE_LAN 23
CLK_PCIE_LAN# 23

CLK_PCIE_Mini card1 20
CLK_PCIE_Mini card1# 20

CLK_PCIE_Mini card2 20
CLK_PCIE_Mini card2# 20

Changed 10/08

6262CLK_EN# 27

+1.05V

+3.3V

200mA

B9

QT1608RL600

200mA

B10
QT1608RL600

C209

C603

4.7uF/10V/0805

Modify13

CPU0

C800 22PF/10V/0402/NPO

CPU#0

C801 22PF/10V/0402/NPO

CPU1

C802 22PF/10V/0402/NPO

CPU#1

C803 22PF/10V/0402/NPO

SATACLKP

C818 *20PF

SATACLKN

C819 *20PF

All the Capacitor must be
add close to Clock GEN at
the same side

UNIWILL COMPUTER (SIP) Co.,LTD

Title

Size Document Number Rev

SCHEMATIC1

Date: Sheet

X72IA6

CLOCK GEN ICS9LPR310

1

732Tuesday, April 11, 2006

of

B

5

4

3

2

1

U24J

AT23

VSS_180

AN23

VSS_181

AM23

VSS_182

AH23

VSS_183

AC23

VSS_184

W23

VSS_185

K23

VSS_186

J23

AA22

BA21
AV21
AR21
AN21

AL21

AB21

AW20

AR20
AM20
AA20

AN19
AC19

AH18

AY17
AR17
AP17
AM17
AK17
AV16
AN16

AL16

AN15
AM15
AK15

BA14

AT14
AK14
AD14
AA14

AV13
AR13
AN13
AM13

AL13
AG13

AY12
AC12

AD11
AA11

W19

M15

F23
C23

K22
G22
F22
E22
D22
A22

Y21
P21
K21

J21
H21
C21

K20
B20
A20

K19
G19
C19

P18
H18
D18
A18

J16
F16
C16

N15

L15
B15
A15

U14
K14
H14
E14

P13
F13
D13
B13

K12
H12
E12

Y11

VSS_187
VSS_188
VSS_189
VSS_190
VSS_191
VSS_192
VSS_193
VSS_194
VSS_195
VSS_196
VSS_197
VSS_198
VSS_199
VSS_200
VSS_201
VSS_202
VSS_203
VSS_204
VSS_205
VSS_206
VSS_207
VSS_208
VSS_209
VSS_210
VSS_211
VSS_212
VSS_213
VSS_214
VSS_215
VSS_216
VSS_217
VSS_218
VSS_219
VSS_220
VSS_221
VSS_222
VSS_223
VSS_224
VSS_225
VSS_226
VSS_227
VSS_228
VSS_229
VSS_230
VSS_231
VSS_232
VSS_233
VSS_234
VSS_235
VSS_236
VSS_237
VSS_238
VSS_239
VSS_240
VSS_241
VSS_242
VSS_243
VSS_244
VSS_245
VSS_246
VSS_247
VSS_248
VSS_249
VSS_250
VSS_251
VSS_252
VSS_253
VSS_254
VSS_255
VSS_256
VSS_257
VSS_258
VSS_259
VSS_260
VSS_261
VSS_262
VSS_263
VSS_264
VSS_265
VSS_266
VSS_267
VSS_268
VSS_269
VSS_270
VSS_271
VSS_272

CALISTOGA

VSS

D D

C C

B B

A A

VSS_273
VSS_274
VSS_275
VSS_276
VSS_277
VSS_278
VSS_279
VSS_280
VSS_281
VSS_282
VSS_283
VSS_284
VSS_285
VSS_286
VSS_287
VSS_288
VSS_289
VSS_290
VSS_291
VSS_292
VSS_293
VSS_294
VSS_295
VSS_296
VSS_297
VSS_298
VSS_299
VSS_300
VSS_301
VSS_302
VSS_303
VSS_304
VSS_305
VSS_306
VSS_307
VSS_308
VSS_309
VSS_310
VSS_311
VSS_312
VSS_313
VSS_314
VSS_315
VSS_316
VSS_317
VSS_318
VSS_319
VSS_320
VSS_321
VSS_322
VSS_323
VSS_324
VSS_325
VSS_326
VSS_327
VSS_328
VSS_329
VSS_330
VSS_331
VSS_332
VSS_333
VSS_334
VSS_335
VSS_336
VSS_337
VSS_338
VSS_339
VSS_340
VSS_341
VSS_342
VSS_343
VSS_344
VSS_345
VSS_346
VSS_347
VSS_348
VSS_349
VSS_350
VSS_351
VSS_352
VSS_353
VSS_354
VSS_355
VSS_356
VSS_357
VSS_358
VSS_359
VSS_360

J11
D11
B11
AV10
AP10
AL10
AJ10
AG10
AC10
W10
U10
BA9
AW9
AR9
AH9
AB9
Y9
R9
G9
E9
A9
AG8
AD8
AA8
U8
K8
C8
BA7
AV7
AP7
AL7
AJ7
AH7
AF7
AC7
R7
G7
D7
AG6
AD6
AB6
Y6
U6
N6
K6
H6
B6
AV5
AF5
AD5
AY4
AR4
AP4
AL4
AJ4
Y4
U4
R4
J4
F4
C4
AY3
AW3
AV3
AL3
AH3
AG3
AF3
AD3
AC3
AA3
G3
AT2
AR2
AP2
AK2
AJ2
AD2
AB2
Y2
U2
T2
N2
J2
H2
F2
C2
AL1

FSB I/O slew rate compensation

+1.05V

R87

54.9ohm/1%/0603

Reference Voltage for RCOMP
10mil trace 20mil spacing

Calibration FSB I/O Buffer
10mil trace 20mil spacing

http://hobi-elektronika.net

+1.05V

R91

221ohm/1%/0603

R92

100ohm/1%/0603

+1.05V

R421

221ohm/1%/0603

R420

100ohm/1%/0603

H_XRCOMP

R424

24.9ohm/1%/0603

+1.05V

R422

54.9ohm/1%/0603

H_YSCOMPH_XSCOMP

H_XSWING

C112

0.1u_25V_0603

H_YSWING

C510

0.1u_25V_0603

H_YRCOMP

R419

24.9ohm/1%/0603

H_D#[63:0]5

CLK_MCH_BCLK7

CLK_MCH_BCLK#7

H_D#0
H_D#1
H_D#2
H_D#3
H_D#4
H_D#5
H_D#6
H_D#7
H_D#8
H_D#9
H_D#10
H_D#11
H_D#12
H_D#13
H_D#14
H_D#15
H_D#16
H_D#17
H_D#18
H_D#19
H_D#20
H_D#21
H_D#22
H_D#23
H_D#24
H_D#25
H_D#26
H_D#27
H_D#28
H_D#29
H_D#30
H_D#31
H_D#32
H_D#33
H_D#34
H_D#35
H_D#36
H_D#37
H_D#38
H_D#39
H_D#40
H_D#41
H_D#42
H_D#43
H_D#44
H_D#45
H_D#46
H_D#47
H_D#48
H_D#49
H_D#50
H_D#51
H_D#52
H_D#53
H_D#54
H_D#55
H_D#56
H_D#57
H_D#58
H_D#59
H_D#60
H_D#61
H_D#62
H_D#63

H_XRCOMP

OMP

H_XSC
H_XSWING

H_YRCOMP
H_YSCOMP
H_YSWING

W11

AA10

AC9
AB11
AC11

AC2

AD1

AD9

AC1

AD7

AC6
AD10

AD4

AC8

AG2

AG1

F1
J1

H1

J6
H3
K2
G1
G2
K9
K1
K7

J8
H4

J3

K11

G4

T10

T3
U7
U9

U11
T11
W9

T1

T8

T4

W7

U5

T9

W6

T5

AB7
AA9
W4
W3

Y3
Y7

W5
Y10
AB8
W2
AA4
AA7
AA2
AA6

Y8

AA1
AB4

AB3

AB5

E1
E2
E4

Y1
U1

W1

U24A

H_D#_0
H_D#_1
H_D#_2
H_D#_3
H_D#_4
H_D#_5
H_D#_6
H_D#_7
H_D#_8
H_D#_9
H_D#_10
H_D#_11
H_D#_12
H_D#_13
H_D#_14
H_D#_15
H_D#_16
H_D#_17
H_D#_18
H_D#_19
H_D#_20
H_D#_21
H_D#_22
H_D#_23
H_D#_24
H_D#_25
H_D#_26
H_D#_27
H_D#_28
H_D#_29
H_D#_30
H_D#_31
H_D#_32
H_D#_33
H_D#_34
H_D#_35
H_D#_36
H_D#_37
H_D#_38
H_D#_39
H_D#_40
H_D#_41
H_D#_42
H_D#_43
H_D#_44
H_D#_45
H_D#_46
H_D#_47
H_D#_48
H_D#_49
H_D#_50
H_D#_51
H_D#_52
H_D#_53
H_D#_54
H_D#_55
H_D#_56
H_D#_57
H_D#_58
H_D#_59
H_D#_60
H_D#_61
H_D#_62
H_D#_63

H_XRCOMP
H_XSCOMP
H_XSWING

H_YRCOMP
H_YSCOMP
H_YSWING

H_CLKIN
H_CLKIN#

CALISTOGA

H9

H_A#_3

C9

H_A#_4

E11

H_A#_5

G11

H_A#_6

F11

H_A#_7

G12

H_A#_8

F9

H_A#_9

H11

H_A#_10

J12

H_A#_11

G14

H_A#_12

D9

H_A#_13

J14

H_A#_14

H13

H_A#_15

J15

H_A#_16

F14

H_A#_17

D12

H_A#_18

A11

H_A#_19

C11

H_A#_20

A12

H_A#_21

A13

H_A#_22

E13

H_A#_23

G13

H_A#_24

F12

H_A#_25

B12

H_A#_26

B14

H_A#_27

C12

H_A#_28

A14

H_A#_29

C14

H_A#_30

D14

H_A#_31

E8

H_ADS#

B9

H_ADSTB#_0

C13

H_ADSTB#_1

J13

H_VREF

C6

H_BNR#

F6

H_BPRI#

C7

H_BREQ#0

B7

H_CPURST#

A7

H_DBSY#

C3

H_DEFER#

J9

H_DPWR#

H8

H_DRDY#

K13

H_VREF

HOST

H_DINV#_0
H_DINV#_1
H_DINV#_2
H_DINV#_3

H_DSTBN#0
H_DSTBN#1
H_DSTBN#2
H_DSTBN#3

H_DSTBP#_0
H_DSTBP#_1
H_DSTBP#_2
H_DSTBP#_3

H_HIT#

H_HITM#

H_LOCK#

H_REQ#_0
H_REQ#_1
H_REQ#_2
H_REQ#_3
H_REQ#_4

H_RS#_0
H_RS#_1
H_RS#_2

H_SLPCPU#

H_TRDY#

J7
W8
U3
AB10

K4
T7
Y5
AC4

K3
T6
AA5
AC5

D3
D4
B3

D8
G8
B8
F8
A8

B4
E6
D6

E3
E7

H_CPUSLP#_GMCH

H_A#3
H_A#4
H_A#5
H_A#6
H_A#7
H_A#8
H_A#9
H_A#10
H_A#11
H_A#12
H_A#13
H_A#14
H_A#15
H_A#16
H_A#17
H_A#18
H_A#19
H_A#20
H_A#21
H_A#22
H_A#23
H_A#24
H_A#25
H_A#26
H_A#27
H_A#28
H_A#29
H_A#30
H_A#31

H_DINV#0
H_DINV#1
H_DINV#2
H_DINV#3

H_DSTBN#0
H_DSTBN#1
H_DSTBN#2
H_DSTBN#3

H_DSTBP#0
H_DSTBP#1
H_DSTBP#2
H_DSTBP#3

H_REQ#0
H_REQ#1
H_REQ#2
H_REQ#3
H_REQ#4

H_RS#0
H_RS#1
H_RS#2

H_A#[31:3] 5

H_ADS# 5
H_ADSTB#0 5
H_ADSTB#1 5

H_BNR# 5
H_BPRI# 5
H_BREQ#0 5
H_CPURST# 5
H_DBSY# 5
H_DEFER# 5
H_DPWR# 5
H_DRDY# 5

H_HIT# 5
H_HITM# 5
H_LOCK# 5

R90 0_5%_0603

H_TRDY# 5

H_VREF

H_DINV#[3:0] 5

H_DSTBN#[3:0] 5

H_DSTBP#[3:0] 5

H_REQ#[4:0] 5

H_RS#[2:0] 5

Max length 100mil
to GMCH pin

+1.05V

C129

0.1u/10V/0402

H_CPUSLP# 5,16

R101

100ohm/1%/0603

R98

200ohm/1%/0603

UNIWILL COMPUTER (SIP) Co.,LTD

Title

Size Document Number Rev

SCHEMATIC1

5

4

3

2

Date: Sheet

X72IA6

NB HOST-2/5

1

832Tuesday, April 11, 2006

B

of

5

DMI_RXP[3:0]17

D D

C C

B B

A A

DMI_RXN[3:0]17

DMI_TXP[3:0]17

DMI_TXN[3:0]17

R468 0_5%_0603
R470 0_5%_0603
R438 0_5%_0603
R441 0_5%_0603

GCLK7
GCLK#7

as short as
possible

R97

R106

*40.2_1

*40.2_1

+1.8VS

R89
150ohm/1%/0603

0.05A

R88
150ohm/1%/0603

+1.8VS

R95

80.6ohm/1%/0603

R94

80.6ohm/1%/0603

MB_CK#313
MB_CK#413
MA_CK#113
MA_CK#013

M_VREF_MCH

C169

0.1u_25V_0603

M_RCOMPN
M_RCOMPP

MB_ODT313,14
MB_ODT213,14
MA_ODT113,14
MA_ODT013,14

MB_CS#313,14
MB_CS#213,14
MA_CS#113,14
MA_CS#013,14

MB_CKE313,14
MB_CKE213,14
MA_CKE113,14
MA_CKE013,14

MB_CK313
MB_CK413
MA_CK113
MA_CK013

C105

0.1u_25V_0603

DMI_RXP3
DMI_RXP2
DMI_RXP1
DMI_RXP0

DMI_RXN3
DMI_RXN2
DMI_RXN1
DMI_RXN0

DMI_TXP3
DMI_TXP2
DMI_TXP1
DMI_TXP0

DMI_TXN3
DMI_TXN2
DMI_TXN1
DMI_TXN0

Z0901
Z0902
Z0906
Z0912

M_VREF_MCH

M_RCOMPP
M_RCOMPN

M_OCDCOMP1
M_OCDCOMP0

5

U24B

AG41

DMI_TXP_3

AF37

DMI_TXP_2

AE41
AC37

AH41

AG37

AF41
AE37

AG39

AF35
AE39
AC35

AH39

AG35

AF39
AE35

D41
C40

AG33

AF33

AK41

AK1
AT9

AV9

AU21
AY20
BA12
BA13

AF10

AL20

AW21

AY21
AW12
AW13

AY29

BA29

AT20

AU20

AY40

AY7
AT1

AW35
AW40

AW7

AR1

AY35

A26
A27

DMI_TXP_1
DMI_TXP_0

DMI_TXN_3
DMI_TXN_2
DMI_TXN_1
DMI_TXN_0

DMI_RXP_3
DMI_RXP_2
DMI_RXP_1
DMI_RXP_0

DMI_RXN_3
DMI_RXN_2
DMI_RXN_1
DMI_RXN_0

D_REFSSCLKIN
D_REFSSCLKIN#
D_REFCLKIN
D_REFCLKIN#
G_CLKIN
G_CLKIN#

SM_VREF_1
SM_VREF_0

SM_RCOMP
SM_RCOMP#

SM_ODT_3
SM_ODT_2
SM_ODT_1
SM_ODT_0

SM_OCDCOMP_1
SM_OCDCOMP_0

SM_CS#_3
SM_CS#_2
SM_CS#_1
SM_CS#_0

SM_CKE_3
SM_CKE_2
SM_CKE_1
SM_CKE_0

SM_CK#_3
SM_CK#_2
SM_CK#_1
SM_CK#_0

SM_CK_3
SM_CK_2
SM_CK_1
SM_CK_0

CALISTOGA

DMI CLK

DDR MUXING

For MEN bus throttling

+3.3V

R114 10KOHM/5%/0603

R115 10KOHM/5%/0603

PM_EXTTS#1

PM_EXTTS#0

Check with S/W

CFG20 ( IPD ) => 1= Only SDVO or PCI-E
0 = SDVO and PCI-E

CFG7 ( IPU ) => 1= Mobility CPU
0 = Reverse

4

NC

CLK_REQ#

LT_RESET#

SDVO_CTRLDATA

SDVO_CTRLCLK

MISC

PM_THRMTRIP#

PM_EXTTS#_1
PM_EXTTS#_0

PM

PM_BMBUSY#

CFG

RSVD

4

NC18
NC17
NC16
NC15
NC14
NC13
NC12
NC11
NC10

NC9
NC8
NC7
NC6
NC5
NC4
NC3
NC2
NC1
NC0

RSTIN#

PWROK

CFG_20
CFG_19
CFG_18
CFG_17
CFG_16
CFG_15
CFG_14
CFG_13
CFG_12
CFG_11
CFG_10

CFG_9
CFG_8
CFG_7
CFG_6
CFG_5
CFG_4
CFG_3
CFG_2
CFG_1
CFG_0

RSVD_13
RSVD_12
RSVD_11
RSVD_10

RSVD_9
RSVD_8
RSVD_7
RSVD_6
RSVD_5
RSVD_4
RSVD_3
RSVD_2
RSVD_1

PM_EXTTS#0 13

A3
A39
A4
A40
AW1
AW41
AY1
AY41
B2
B41
BA1
BA2
BA3
BA39
BA40
BA41
C1
C41
D1

H32
K28
H27
H28

AH34
AH33
G6
H26
F25
G28

J26
K27
J25
H15
G18
H16
C15
K15
G15
D15
E16
G16
D16
D19
E18
F15
E15
F18
J18
K18
K16

D27
D28
A34
A35
A41
J19
H7
AF11
AG11
F7
F3
R32
T32

http://hobi-elektronika.net

GCLK => PCI-E & DMI (100MHZ)
DREFCLK => Dispaly PLLA ( nun- ss 96MHZ)
DRESSFCLK => Display LVDS PLLB ( ss 100MHZ)

SDVODATA has internal pull down
0= no DVO device
1= DVO device present

SDVOCLK has internal pull
down .

Asserted to control the raw PCI-E clock

Z0907

Asserted to synchronize with ICH on fault

Z0911
DELAY_VR_PWRGOOD
ICH7_THRMTRIP#
PM_EXTTS#1
PM_EXTTS#0

Z0903
Z0904

R157 100_5%_0603

R112 *0_5%_0603

GHCH integrated graphics busy

R104 *1K
R105 *1K

BM_BUSY# 17

CFG19 12
CFG18 12

CFG16 12

CFG9 12

CFG5 12

MCH_BSEL2 5
MCH_BSEL1 5
MCH_BSEL0 5

Base on
RSTIN#

A C

NB_CLK_REQ# 7
NB_SYNC# 17

PLT_RST# 17,19,26
DELAY_VR_PWRGOOD 17

BAT54D6

Modify2

IPU

ICH7_THRMTRIP#

R755 0_5%_0603

Only Base on Discreted VGA

VCCA_DPLLA , VCCA_DPLLB => NC

DREF_CLKP / DREF_SSCLKP = GND
DREF_CLKN / DREF_SSCLKN = GND

VCCA_DPLLA , VCCA_DPLLB =>1.5V

DREF_CLKP / DREF_SSCLKP = 1.5V
DREF_CLKN / DREF_SSCLKN = GND

3

PM_DPRSLPVR 17,27
EXTTS#0 14,25

+1.05V

C196
1000p/50V/0603

PM_THRMTRIP# 5,16

3

Modify3

+1.05V

+1.5V

D32

J30
H30
H29
G26
G25
B38
C35
F32
C33
C32

A33
A32
E27
E26

C37
B35
A37

B37
B34
A36

G30
D30
F29

F30
D29
F28

A16
C18
A19

J20
B16
B18
B19

K30

J29

O/A

E23
D23
C22
B22
A21
B21

C26
C25
G23

J22
H23

Colse to NB

DELAY_VR_PWRGOOD

C193

0.1u_25V_0603

CFG0

CFG10CFG2

1

1

1

U24C

L_BKLTCTL
L_BKLTEN
L_CLKCTLA
L_CLKCTLB
L_DDC_CLK
L_DDC_DATA
L_IBG
L_VBG
L_VDDEN
L_VREFH
L_VREFL

LA_CLK#
LA_CLK
LB_CLK#
LB_CLK

LA_DATA#_0
LA_DATA#_1
LA_DATA#_2

LA_DATA_0
LA_DATA_1
LA_DATA_2

LB_DATA#_0
LB_DATA#_1
LB_DATA#_2

LB_DATA_0
LB_DATA_1
LB_DATA_2

TV_DACA_OUT
TV_DACB_OUT
TV_DACC_OUT

TV_IREF
TV_IRTNA
TV_IRTNB
TV_IRTNC

TV_DCONSEL0
TV_DCONSEL1

CRT_BLUE
CRT_BLUE#
CRT_GREEN
CRT_GREEN#
CRT_RED
CRT_RED#

CRT_DDC_CLK
CRT_DDC_DATA
CRT_HSYNC
CRT_IREF
CRT_VSYNC

CALISTOGA

0

0

2

LVDS

TV

VGA

Host
Clock
frequency

133

166

2

1

PEG_COMP

EXP_A_COMPI

EXP_A_COMPO

EXP_A_RXN_0
EXP_A_RXN_1
EXP_A_RXN_2
EXP_A_RXN_3
EXP_A_RXN_4
EXP_A_RXN_5
EXP_A_RXN_6
EXP_A_RXN_7
EXP_A_RXN_8

EXP_A_RXN_9
EXP_A_RXN_10
EXP_A_RXN_11
EXP_A_RXN_12
EXP_A_RXN_13
EXP_A_RXN_14
EXP_A_RXN_15

EXP_A_RXP_0

EXP_A_RXP_1

EXP_A_RXP_2

EXP_A_RXP_3

EXP_A_RXP_4

EXP_A_RXP_5

EXP_A_RXP_6

EXP_A_RXP_7

EXP_A_RXP_8

EXP_A_RXP_9
EXP_A_RXP_10
EXP_A_RXP_11
EXP_A_RXP_12
EXP_A_RXP_13
EXP_A_RXP_14
EXP_A_RXP_15

EXP_A_TXN_0

EXP_A_TXN_1

EXP_A_TXN_2

EXP_A_TXN_3

EXP_A_TXN_4

EXP_A_TXN_5

EXP_A_TXN_6

EXP_A_TXN_7

EXP_A_TXN_8

EXP_A_TXN_9
EXP_A_TXN_10
EXP_A_TXN_11
EXP_A_TXN_12
EXP_A_TXN_13
EXP_A_TXN_14
EXP_A_TXN_15

EXP_A_TXP_0

EXP_A_TXP_1

EXP_A_TXP_2

PCI-EXPRESS GRAPHICS

EXP_A_TXP_3

EXP_A_TXP_4

EXP_A_TXP_5

EXP_A_TXP_6

EXP_A_TXP_7

EXP_A_TXP_8

EXP_A_TXP_9

EXP_A_TXP_10
EXP_A_TXP_11
EXP_A_TXP_12
EXP_A_TXP_13
EXP_A_TXP_14
EXP_A_TXP_15

D40
D38

F34
G38
H34
J38
L34
M38
N34
P38
R34
T38
V34
W38
Y34
AA38
AB34
AC38

D34
F38
G34
H38
J34
L38
M34
N38
P34
R38
T34
V38
W34
Y38
AA34
AB38

F36
G40
H36
J40
L36
M40
N36
P40
R36
T40
V36
W40
Y36
AA40
AB36
AC40

D36
F40
G36
H40
J36
L40
M36
N40
P36
R40
T36
V40
W36
Y40
AA36
AB40

PEG_RXN0
PEG_RXN1
PEG_RXN2
PEG_RXN3
PEG_RXN4
PEG_RXN5
PEG_RXN6
PEG_RXN7
PEG_RXN8
PEG_RXN9
PEG_RXN10
PEG_RXN11
PEG_RXN12
PEG_RXN13
PEG_RXN14
PEG_RXN15

PEG_RXP0
PEG_RXP1
PEG_RXP2
PEG_RXP3
PEG_RXP4
PEG_RXP5
PEG_RXP6
PEG_RXP7
PEG_RXP8
PEG_RXP9
PEG_RXP10
PEG_RXP11
PEG_RXP12
PEG_RXP13
PEG_RXP14
PEG_RXP15

PEG_TXN0
PEG_TXN1
PEG_TXN2
PEG_TXN3
PEG_TXN4
PEG_TXN5
PEG_TXN6
PEG_TXN7
PEG_TXN8
PEG_TXN9
PEG_TXN10
PEG_TXN11
PEG_TXN12
PEG_TXN13
PEG_TXN14
PEG_TXN15

PEG_TXP0
PEG_TXP1
PEG_TXP2
PEG_TXP3
PEG_TXP4
PEG_TXP5
PEG_TXP6
PEG_TXP7
PEG_TXP8
PEG_TXP9
PEG_TXP10
PEG_TXP11
PEG_TXP12
PEG_TXP13
PEG_TXP14
PEG_TXP15

R469 24.9ohm/1%/0603

PEG_RXN[15..0] 26

PEG_RXP[15..0] 26

PEG_TXN[15..0] 26

+1.5V

PEG_TXP[15..0] 26

UNIWILL COMPUTER (SIP) Co.,LTD

Title

Size Document Number Rev

SCHEMATIC1

Date: Sheet

X72IA6

NB DDRCLK/VGA/PCIe-2/5

1

932Tuesday, April 11, 2006

of

B

5

4

3

2

1

http://hobi-elektronika.net

MA_BA[2:0] 13,14

MA_CAS# 13,14
MA_DM[7:0] 13

MA_DQS[7:0] 13

MA_DQS#[7:0] 13

MAA_A[13:0] 13,14

MA_RAS# 13,14

MA_WE# 13,14

MB_DQ[63:0]13

MB_DQ0
MB_DQ1
MB_DQ2
MB_DQ3
MB_DQ4
MB_DQ5
MB_DQ6
MB_DQ7
MB_DQ8
MB_DQ9
MB_DQ10
MB_DQ11
MB_DQ12
MB_DQ13
MB_DQ14
MB_DQ15
MB_DQ16
MB_DQ17
MB_DQ18
MB_DQ19
MB_DQ20
MB_DQ21
MB_DQ22
MB_DQ23
MB_DQ24
MB_DQ25
MB_DQ26
MB_DQ27
MB_DQ28
MB_DQ29
MB_DQ30
MB_DQ31
MB_DQ32
MB_DQ33
MB_DQ34
MB_DQ35
MB_DQ36
MB_DQ37
MB_DQ38
MB_

DQ39
MB_DQ40
MB_DQ41
MB_DQ42
MB_DQ43
MB_DQ44
MB_DQ45
MB_DQ46
MB_DQ47
MB_DQ48
MB_DQ49
MB_DQ50
MB_DQ51
MB_DQ52
MB_DQ53
MB_DQ54
MB_DQ55
MB_DQ56
MB_DQ57
MB_DQ58
MB_DQ59
MB_DQ60
MB_DQ61
MB_DQ62
MB_DQ63

AK39

AJ37
AP39
AR41

AJ38
AK38
AN41
AP41
AT40
AV41
AU38
AV38
AP38
AR40

AW38

AY38
BA38
AV36
AR36
AP36
BA36
AU36
AP35
AP34
AY33
BA33
AT31
AU29
AU31

AW31

AV29

AW29
AM19

AL19
AP14
AN14
AN17

AM16

AP15

AL15

AJ11
AH10

AN10
AK13
AH11
AK10

BA10

AW10

BA4

AW4
AY10

AY9

AW5

AY5
AV4
AR5
AK4
AK3
AT4
AK5

AJ9

AJ8

AJ5
AJ3

U24H

SB_DQ0
SB_DQ1
SB_DQ2
SB_DQ3
SB_DQ4
SB_DQ5
SB_DQ6
SB_DQ7
SB_DQ8
SB_DQ9
SB_DQ10
SB_DQ11
SB_DQ12
SB_DQ13
SB_DQ14
SB_DQ15
SB_DQ16
SB_DQ17
SB_DQ18
SB_DQ19
SB_DQ20
SB_DQ21
SB_DQ22
SB_DQ23
SB_DQ24
SB_DQ25
SB_DQ26
SB_DQ27
SB_DQ28
SB_DQ29
SB_DQ30
SB_DQ31
SB_DQ32
SB_DQ33
SB_DQ34
SB_DQ35
SB_DQ36
SB_DQ37
SB_DQ38
SB_DQ39
SB_DQ40
SB_DQ41
SB_DQ42
SB_DQ43
SB_DQ44
SB_DQ45
SB_DQ46
SB_DQ47
SB_DQ48
SB_DQ49
SB_DQ50
SB_DQ51
SB_DQ52
SB_DQ53
SB_DQ54
SB_DQ55
SB_DQ56
SB_DQ57
SB_DQ58
SB_DQ59
SB_DQ60
SB_DQ61
SB_DQ62
SB_DQ63

CALISTOGA

SB_BS_0
SB_BS_1
SB_BS_2

SB_CAS#
SB_DM_0
SB_DM_1
SB_DM_2
SB_DM_3
SB_DM_4
SB_DM_5
SB_DM_6
SB_DM_7

SB_DQS_0
SB_DQS_1
SB_DQS_2
SB_DQS_3
SB_DQS_4
SB_DQS_5
SB_DQS_6

SB_DQS_7
SB_DQS#_0
SB_DQS#_1
SB_DQS#_2
SB_DQS#_3
SB_DQS#_4
SB_DQS#_5
SB_DQS#_6
SB_DQS#_7

SB_MA_0
SB_MA_1
SB_MA_2
SB_MA_3
SB_MA_4
SB_MA_5
SB_MA_6
SB_MA_7
SB_MA_8

SB_MA_9
SB_MA_10
SB_MA_11
SB_MA_12
SB_MA_13

SB_RAS#

DDR SYSTEM MEMORY B

SB_RCVENIN#

SB_RCVENOUT#

SB_WE#

AV23
AY28

AR24
AK36
AR38
AT36
BA31
AL17
AH8
BA5
AN4

AM39
AT39
AU35
AR29
AR16
AR10
AR7
AN5
AM40
AU39
AT35
AP29
AP16
AT10
AT7
AP5

AY23
AW24
AY24
AR28
AT27
AT28
AU27
AV28
AV27
AW27
AV24
BA27
AY27
AR23

AU23
AK16
AK18
AR27

MB_BA1
MB_BA2

MB_DM0
MB_DM1
MB_DM2
MB_DM3
MB_DM4
MB_DM5
MB_DM6
MB_DM7

MB_DQS0
MB_DQS1
MB_DQS2
MB_

DQS3
MB_DQS4
MB_DQS5
MB_DQS6
MB_DQS7
MB_DQS#0
MB_DQS#1
MB_DQS#2
MB_DQS#3
MB_DQS#4
MB_DQS#5
MB_DQS#6
MB_DQS#7

MBA_A0
MBA_A1
MBA_A2
MBA_A3
MBA_A4
MBA_A5
MBA_A6
MBA_A7
MBA_A8
MBA_A9
MBA_A10
MBA_A11
MBA_A12
MBA_A13

Z1004

Modify16

MB_BA0

AT24

MB_BA[2:0] 13,14

MB_CAS# 13,14
MB_DM[7:0] 13

MB_DQS[7:0] 13

MB_DQS#[7:0] 13

MBA_A[13:0] 13,14

MB_RAS# 13,14

MB_WE# 13,14

MA_DQ[63:0]13

D D

C C

B B

MA_DQ0
MA_DQ1
MA_DQ2
MA_DQ3
MA_DQ4
MA_DQ5
MA_DQ6
MA_DQ7
MA_DQ8
MA_DQ9
MA_DQ10
MA_DQ11
MA_DQ12
MA_DQ13
MA_DQ14
MA_DQ15
MA_DQ16
MA_DQ17
MA_DQ18
MA_DQ19
MA_DQ20
MA_DQ21
MA_DQ22
MA_DQ23
MA_DQ24
MA_DQ25
MA_DQ26
MA_DQ27
MA_DQ28
MA_DQ29
MA_DQ30
MA_DQ31
MA_DQ32
MA_DQ33
MA_DQ34
MA_DQ35
MA_DQ36
MA_DQ37
MA_DQ38
MA_DQ39
MA_DQ40
MA_DQ41
MA_DQ42
MA_DQ43
MA_DQ44
MA_DQ45
MA_DQ46
MA_DQ47
MA_DQ48
MA_DQ49
MA_DQ50
MA_DQ51
MA_DQ52
MA_DQ53
MA_DQ54
MA_DQ55
MA_DQ56
MA_DQ57
MA_DQ58
MA_DQ59
MA_DQ60
MA_DQ61
MA_DQ62
MA_DQ63

AJ35

AJ34
AM31
AM33

AJ36
AK35

AJ32
AH31
AN35
AP33
AR31
AP31
AN38
AM36
AM34
AN33
AK26

AL27
AM26
AN24
AK28

AL28
AM24
AP26
AP23

AL22
AP21
AN20

AL23
AP24
AP20
AT21
AR12
AR14
AP13
AP12
AT13
AT12

AL14

AL12

AK9
AN7
AK8
AK7
AP9
AN9
AT5

AY2

AW2

AP1
AN2
AV2
AT3
AN1

AG7
AF9
AG4
AF6
AG9
AH6
AF4
AF8

U24D

MA_BA0

AU12

SA_DQ0
SA_DQ1
SA_DQ2
SA_DQ3
SA_DQ4
SA_DQ5
SA_DQ6
SA_DQ7
SA_DQ8
SA_DQ9
SA_DQ10
SA_DQ11
SA_DQ12
SA_DQ13
SA_DQ14
SA_DQ15
SA_DQ16
SA_DQ17
SA_DQ18
SA_DQ19
SA_DQ20
SA_DQ21
SA_DQ22
SA_DQ23
SA_DQ24
SA_DQ25
SA_DQ26
SA_DQ27
SA_DQ28
SA_DQ29
SA_DQ30
SA_DQ31
SA_DQ32
SA_DQ33
SA_DQ34
SA_DQ35
SA_DQ36
SA_DQ37
SA_DQ38
SA_DQ39
SA_DQ40
SA_DQ41
SA_DQ42
SA_DQ43
SA_DQ44
SA_DQ45
SA_DQ46

AL5

SA_DQ47
SA_DQ48
SA_DQ49
SA_DQ50
SA_DQ51
SA_DQ52
SA_DQ53
SA_DQ54

AL2

SA_DQ55
SA_DQ56
SA_DQ57
SA_DQ58
SA_DQ59
SA_DQ60
SA_DQ61
SA_DQ62
SA_DQ63

Value

DDR SYSTEM MEMORY A

SA_BS_0
SA_BS_1
SA_BS_2

SA_CAS#
SA_DM_0
SA_DM_1
SA_DM_2
SA_DM_3
SA_DM_4
SA_DM_5
SA_DM_6
SA_DM_7

SA_DQS_0
SA_DQS_1
SA_DQS_2
SA_DQS_3
SA_DQS_4
SA_DQS_5
SA_DQS_6

SA_DQS_7
SA_DQS#_0
SA_DQS#_1
SA_DQS#_2
SA_DQS#_3
SA_DQS#_4
SA_DQS#_5
SA_DQS#_6
SA_DQS#_7

SA_MA_0
SA_MA_1
SA_MA_2
SA_MA_3
SA_MA_4
SA_MA_5
SA_MA_6
SA_MA_7
SA_MA_8

SA_MA_9
SA_MA_10
SA_MA_11
SA_MA_12
SA_MA_13

SA_RAS#

SA_RCVENIN#

SA_RCVENOUT#

SA_WE#

MA_BA1

AV14

MA_BA2

BA20
AY13

MA_DM0

AJ33

MA_DM1

AM35

MA_DM2

AL26

MA_DM3

AN22

MA_DM4

AM14

MA_DM5

AL9

MA_DM6

AR3

MA_DM7

AH4

MA_DQS0

AK33

MA_DQS1

AT33

MA_DQS2

AN28

MA_DQS3

AM22

MA_DQS4

AN12

MA_DQS5

AN8

MA_DQS6

AP3

MA_DQS7

AG5

MA_DQS#0

AK32

MA_DQS#1

AU33

MA_DQS#2

AN27

MA_DQS#3

AM21

MA_DQS#4

AM12

MA_DQS#5

AL8

MA_DQS#6

AN3

MA_DQS#7

AH5

MAA_A0

AY16

MAA_A1

AU14

MAA_A2

AW16

MAA_A3

BA16

MAA_A4

BA17

MAA_A5

AU16

MAA_A6

AV17

MAA_A7

AU17

MAA_A8

AW17

MAA_A9

AT16

MAA_A10

AU13

MAA_A11

AT17

MAA_A12

AV20

MAA_A13

AV12
AW14

Z1001

AK23

Z1002 Z1003

AK24
AY14

Modify16

AK34

AG34

AF34

AE34

AC34

C34

AW33

AV33

AR33

AE33

AB33

Y33

V33

T33

R33

M33

H33

G33

F33

D33

B33

AH32

AG32

AF32

AE32

AC32

AB32

G32

B32

AY31

AV31

AN31

AJ31

AG31

AB31

Y31

AB30

E30

AT29

AN29

AB29

T29

N29

K29

G29

E29

C29

B29

A29

BA28

AW28

AU28

AP28

AM28

AD28

AC28

W28

J28

E28

AP27

AM27

AK27

J27

G27

F27

C27

B27

AN26

M26

K26

F26

D26

AK25

P25

K25

H25

E25

D25

A25

BA24

AU24

AL24

AW23

VSS_97

VSS_98

VSS_99

VSS_100

VSS_101

VSS_102

VSS_103

VSS_104

VSS_105

VSS_106

VSS_107

VSS_108

VSS_109

VSS_110

VSS_111

VSS_112

VSS_113

VSS_114

VSS_115

VSS_116

VSS_117

VSS_118

VSS_119

VSS_120

VSS_121

VSS_122

VSS_123

VSS_124

VSS_125

VSS_126

VSS_127

VSS_128

VSS_129

VSS_130

VSS_131

VSS_132

VSS_133

VSS_134

VSS_135

VSS_136

VSS_137

VSS_138

VSS_139

VSS_140

VSS_141

VSS_142

VSS_143

VSS_144

VSS_145

VSS_146

VSS_147

VSS_148

VSS_149

VSS_150

VSS_151

VSS_152

VSS_153

VSS_154

VSS_155

VSS_156

VSS_157

VSS_158

VSS_159

VSS_160

VSS_161

VSS_162

VSS_163

VSS_164

VSS_165

VSS_166

VSS_167

VSS_168

VSS_169

VSS_170

VSS_171

VSS_172

VSS_173

VSS_174

VSS_175

VSS_176

VSS_177

VSS_178

VSS_179

VSS_49

VSS_50

AB37

VSS_51

AA37

Y37

VSS_52

VSS_53

W37

VSS

VSS_54

VSS_55

VSS_56

V37

T37

R37

VSS_57

P37

N37

VSS_58

VSS_59

M37

L37

VSS_60

VSS_61

J37

3

VSS_62

H37

G37

VSS_63

VSS_64

F37

D37

VSS_65

VSS_66

AY36

AW36

VSS_67

VSS_68

AN36

AH36

VSS_69

VSS_70

AG36

AF36

VSS_71

VSS_72

AE36

AC36

VSS_73

VSS_74

C36

VSS_75

B36

BA35

VSS_76

VSS_77

AV35

AR35

VSS_78

VSS_79

AH35

VSS_80

AB35

AA35

VSS_81

VSS_82

Y35

VSS_83

W35

V35

VSS_84

VSS_85

T35

VSS_86

R35

P35

VSS_87

VSS_88

N35

VSS_89

M35

L35

VSS_90

VSS_91

J35

A A

VSS_0

VSS_1

VSS_2

VSS_3

VSS_4

VSS_5

VSS_6

VSS_7

VSS_8

VSS_9

VSS_10

VSS_11

VSS_12

VSS_13

VSS_14

VSS_15

VSS_16

VSS_17

VSS_18

VSS_19

VSS_20

VSS_21

VSS_22

VSS_23

VSS_24

VSS_25

VSS_26

VSS_27

VSS_28

VSS_29

VSS_30

VSS_31

VSS_32

VSS_33

VSS_34

VSS_35

VSS_36

VSS_37

VSS_38

VSS_39

VSS_40

VSS_41

VSS_42

VSS_43

VSS_44

VSS_45

VSS_46

VSS_47

VSS_48

AC41

AA41

W41

T41

P41

M41

J41

F41

AV40

AP40

AN40

AK40

AJ40

AH40

AG40

AF40

AE40

B40

AY39

AW39

AV39

AR39

AN39

AJ39

AC39

AB39

AA39

Y39

W39

V39

T39

R39

P39

N39

M39

L39

J39

H39

G39

F39

D39

AT38

AM38

AH38

AG38

AF38

AE38

C38

AK37

AH37

5

4

VSS_92

H35

G35

VSS_93

VSS_94

F35

VSS_95

D35

AN34

VSS_96

2

U24I

CALISTOGA

UNIWILL COMPUTER (SIP) Co.,LTD

Title

Size Document Number Rev

SCHEMATIC1

Date: Sheet

X72IA6

NB DDR_MEM SYSTEM-3/5

1

10 32Tuesday, April 11, 2006

of

B