•65ns Typical Delay From Shutdown to
Outputs, and 50ns Typical Delay From
Sync to Outputs
•Improved Current Sense Amplifier With
Reduced Noise Sensitivity
•Differential Current Sense with 3V
Common Mode Range
•Trimmed Oscillator Discharge Current
for Accurate Deadband Control
•Accurate 1V Shutdown Threshold
•High Current Dual Totem Pole Outputs
(1.5A peak)
•TTL Compatible Oscillator SYNC Pin
Thresholds
The UC3856 is a high performance version of the popular UC3846
series of current mode controllers, and is intended for both design
upgrades and new applications where speed and accuracy are important. All input to output delays have been minimized, and the current
sense output is slew rate limited to reduce noise sensitivity. Fast 1.5A
peak output stages have been added to allow rapid switching of
power FETs.
A low impedance TTL compatible sync output has been implemented
with a tri-state function when used as a sync input.
Internal chip grounding has been improved to minimize internal
“noise” caused when dr iving large capacitive loads. This, in conjunction with the improved differential current sense amplifier results in
enhanced noise immunity.
Other features include a trimmed oscillator current (8%) for accurate
frequency and dead time control; a 1V, 5% shutdown threshold; and
4kV minimum ESD protection on all pins.
UC1856
UC2856
UC3856
•4kV ESD Protection
BLOCK DIAGRAM
9/96
UDG-96176
ABSOLUTE MAXIMUM RATINGS
Supply V oltage....................................................................+40V
Oscillator Charging Current .................................................5mA
Power Dissipation at TA = 25°C (Note 2).......................1000mW
Power Dissipation at TC = 25°C (Note 2) ......................2000mW
Junction Temperature.......................................−55°C to +150°C
Storage Temperature Range............................−65°C to +150°C
Lead Temperature (Soldering, 10 sec.)...........................+300°C
All voltages are with respect to Ground.Currents are positive
into, negative out of the specified terminal.Consult packaging
section of databook for thermal limitations and considerations of
package.
UC1856
UC2856
UC3856
CONNECTION DIAGRAMS
DIL–16,SOIC-16 (Top View)
J or N,DW PACKAGE
PLCC-28 (Top View)
QP PACKAGE
PLCC-20 (Top View)
Q PACKAGE
ELECTRICAL CHARACTERISTICS Unless otherwise stated, these specifications apply for TA = −55°C to +125°C for
UC1856;− 40°C to +85°C for the UC2856;and 0°C to +70°C for the UC3856, VIN
PARAMETERTEST CONDITIONSMINTYP MAXMINTYPMAX UNITS
Reference Section
Output V oltageTJ = 25°C, Io = 1mA5.055.105.155.005.105.20V
Line RegulationVIN = 8V to 40V2020mV
Load RegulationIo =−1mA to −10mA1515mV
Total Output VariationLine, Load, and Temperature5.005.204.955.25V
Output Noise Voltage10Hz < f < 10kHz, TJ = 25°C5050µV
Long T erm StabilityTJ = 125°C, 1000 Hrs (Note 2)525525mV
Short Circuit CurrentVREF = 0V−25−45−65−25−45−65mA
Oscillator Section
Initial AccuracyTJ = 25°C180200220180200220kHz
Over Operating Range170230170230kHz
= 15V, RT = 10k, CT = 1nF , TA= TJ.
UC1856/UC2856UC3856
2
UC1856
UC2856
UC3856
ELECTRICAL CHARACTERISTICS (cont.)
+125°C for UC1856;− 40°C to +85°C for the UC2856;and 0°C to +70°C for the UC3856, VIN
PARAMETERTEST CONDITIONSMINTYP MAXMINTYPMAX UNITS
Oscillator Section (cont.)
Voltage StabilityVIN = 8V to 40V22%
Discharge CurrentTJ = 25°C, VCT = 2V7.58.08.87.58.08.8mA
Input Offset VoltageVCM = 2V510mV
Input Bias Current−1−1µA
Input Offset Current500500nA
Common Mode RangeVIN = 8V to 40V0VIN − 20VIN − 2V
Open Loop GainVo = 1.2V to 3V8010080100dB
Unity Gain BandwidthTJ = 25°C11.511.5MHz
CMRRVCM = 0V to 38V, VIN = 40V7510075100dB
PSRRVIN = 8V to 40V8010080100dB
Output Sink CurrentVID =−15mV, VcOMP = 1.2V510510mA
Output Source CurrentVID = 15mV, VCOMP = 2.5V−0.4−0.5−0.4−0.5mA
Output High LevelVID = 50mV, RL (COMP) = 15k4.34.64.94.34.64.9V
Output Low LevelVID =−50mV, RL (COMP) = 15k0.710.71V
Current Sense Amplifier Section
Amplifier Gain VCS−=0V, CL SS Open (Notes 3,4)2.52.753.02.52.753.0V/V
Maximum DifferentialCL SSOpen (Note 3)1.11.21.11.2V
Input Signal (VCS+− Vcs-)RL (COMP) = 15k
Input Offset VoltageV
CMRRVCM = 0V to 3V6060dB
PSRRVIN = 8V to 40V6060dB
Input Bias Current VCL SS = 0.5V, COMP Open (Note 3)−1−3−1−3µA
Input Offset CurrentVCL SS = 0.5V, COMP Open (Note 3)11mA
Input Common Mode Range0303V
Delay to OutputsV
Current Limit Adjust Section
Current Limit Offset V
Input Bias Current VEA+ =VREF, VEA−=0V−10−30−10−30µA
Shutdown T erminal Section
Threshold V oltage0.951.001.050.951.001.05V
Input V oltage Range0505V
CL SS = 0.5V535535mV
COMP Open (Note 3)
EA+ = VREF, EA−=0V120250120250ns
CS+ − CS−=0V to 1.5V
CS- = 0V0.430.50.570.430.50.57V
VCS+ = 0V, COMP = Open (Note 3)
Unless otherwise stated, these specifications apply for TA = −55°C to
= 15V, RT = 10k, CT = 1nF , TA= TJ.
UC1856/UC2856UC3856
3
UC1856
UC2856
UC3856
ELECTRICAL CHARACTERISTICS (cont.) Unless otherwise stated, these specifications apply for TA = −55°C to
+125°C for UC1856;− 40°C to +85°C for the UC2856;and 0°C to +70°C for the UC3856, VIN
UC1856/UC2856UC3856
PARAMETERTEST CONDITIONSMINTYP MAXMINTYPMAX UNITS
Shutdown Terminal Section (cont.)
Minimum Latching(Note 5)31.531.5mA
Current (ICL SS)
Maximum Non-Latching(Note 6)1.50.81.50.8mA
Current (ICL SS)
Delay to OutputsVSHUTDOWN = 0 to 1.3V6511065110ns
Output Section
Collector-Emitter V oltage4040V
Off-State Bias CurrentVC = 40V 250250µA
Output Low LevelIOUT = 20mA0.10.50.10.5V
IOUT = 200mA0.52.60.52.6V
Output High LevelIOUT =−20mA12.513.212.513.2V
IOUT =−200mA1213.11213.1V
Rise Time C1 = 1nF40804080ns
Fall TimeC1 = 1nF40804080ns
UVLO Low SaturationVIN = 0V, IOUT = 20mA0.81.50.81.5V
PWM Section
Maximum Duty Cycle454750454750%
Minimum Duty Cycle00%
Note 1: All voltages are with respect to GND.Currents are positive into, negative out of the specified terminal.
Note 2: This parameter, although guaranteed over the recommended operating conditions is not 100% tested in production.
Note 3: Parameter measured at trip point of latch with V
Note 4: Amplifier gain defined as:
G
∆
V
COMP
=
∆
VCS+
;
+ =VREF, V
EA
-=
0V.
∆
V
CS
−=
0V to 1.0V
EA
Note 5: Current into CL SS guaranteed to latch circuit into shutdown state.
Note 6: Current into CL SS guaranteed not to latch circuit into shutdown state.
= 15V, RT = 10k, CT = 1nF , TA= TJ.
4
APPLICATIONS INFORMATION
Output deadtime is determined by size of the external capacitor, CT, according to the formula:Td =
For large values of R
Oscillator frequency is approximated by the formula:fT =
T:Td = 250CT
Oscillator Circuit
2
RT CT
2C
T
3.6
8mA −........
R
UC1856
UC2856
UC3856
T
UDG-96177
Error Amplifier Output Configuration
Error Amplifier can source up to 0.5mA.
Error Amplifier Open-Loop D.C.Gain vs
110
100
Error Amplifier Gain and Phase vs Frequency
80
VIN=20V
TJ =25
60
40
20
0
OPEN-LOOP VOLTAGE GAIN (dB)
1001k10k 100k1M
FREQUENCY (Hz)
UDG-96178UDG-96179
OPEN-LOOP PHASE
o
o
0
o
-90
o
-180
Load Resistance
VIN=20V
o
TJ=25
90
80
OPEN-LOOP VOLTAGE GAIN (dB)
70
0
10 20 30 40 50 60 70 80 90 100
OUTPUT LOAD RESISTANCE RL (k-OHMS)
UDG-96180
5
APPLICATIONS INFORMATION (cont.)
UC1856
UC2856
UC3856
Parallel Operation
Slaving allows parallel operation of two or more units with equal current sharing.
Pulse by Pulse Current Limiting
Peak current (IS) is determined by the formula:IS =
R2 VREF
( )
R1 + R2
3R
−0.5
S
UDG-96181
UDG-96182
6
APPLICATIONS DATA (cont.)
UC1856
UC2856
UC3856
UDG-96183
VREF
If < 0.8mA, the shutdown latch will commutate
R1
SS = 0.8mA and a restart cycle will be initiated.
when I
Current Sense Amplifier Connections
A small RC filter may be required in some applications to reduce switch transients.
Differential input allows remote, noise sensing.
VREF
If > 3mA, the device will latch off until power is
5962-9453001M2AACTIVELCCCFK201TBDPOST-PLATE N / A for Pkg Type
5962-9453001MEAACTIVECDIPJ161TBDA42 SNPBN / A for Pkg Type
UC1856JACTIVECDIPJ161TBDA42 SNPBN / A for Pkg Type
UC1856J883BACTIVECDIPJ161TBDA42 SNPBN / A for Pkg Type
UC1856LOBSOLETE TO/SOTL28TBDCall TICall TI
UC1856L20ACTIVELCCCFK201TBDPOST-PLATE N / A for Pkg Type
UC1856L20883BACTIVELCCCFK201TBDPOST-PLATE N / A for Pkg Type
UC1856L883BOBSOLETE TO/SOTL28TBDCall TICall TI
UC2856DWACTIVESOICDW1640Green (RoHS &
no Sb/Br)
UC2856DWG4ACTIVESOICDW1640Green (RoHS &
no Sb/Br)
UC2856DWTRACTIVESOICDW162000 Green (RoHS &
no Sb/Br)
UC2856DWTRG4ACTIVESOICDW162000 Green (RoHS &
no Sb/Br)
UC2856JACTIVECDIPJ161TBDA42 SNPBN / A for Pkg Type
UC2856NACTIVEPDIPN1625Green (RoHS &
no Sb/Br)
UC2856NG4ACTIVEPDIPN1625Green (RoHS &
no Sb/Br)
UC3856DWACTIVESOICDW1640Green (RoHS &
no Sb/Br)
UC3856DWG4ACTIVESOICDW1640Green (RoHS &
no Sb/Br)
UC3856DWTRACTIVESOICDW162000 Green (RoHS &
no Sb/Br)
UC3856DWTRG4ACTIVESOICDW162000 Green (RoHS &
no Sb/Br)
UC3856NACTIVEPDIPN1625Green (RoHS &
no Sb/Br)
UC3856NG4ACTIVEPDIPN1625Green (RoHS &
no Sb/Br)
UC3856QACTIVEPLCCFN2046Green (RoHS &
no Sb/Br)
UC3856QG3ACTIVEPLCCFN2046Green (RoHS &
no Sb/Br)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in
a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Lead/Ball Finish MSL Peak Temp
CU NIPDAU Level-2-260C-1 YEAR
CU NIPDAU Level-2-260C-1 YEAR
CU NIPDAU Level-2-260C-1 YEAR
CU NIPDAU Level-2-260C-1 YEAR
CU NIPDAU N / A for Pkg Type
CU NIPDAU N / A for Pkg Type
CU NIPDAU Level-2-260C-1 YEAR
CU NIPDAU Level-2-260C-1 YEAR
CU NIPDAU Level-2-260C-1 YEAR
CU NIPDAU Level-2-260C-1 YEAR
CU NIPDAU N / A for Pkg Type
CU NIPDAU N / A for Pkg Type
CU SNLevel-2-260C-1 YEAR
CU SNLevel-2-260C-1 YEAR
(3)
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check
http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com
for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered
at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and
package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS
compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame
retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)
(3)
MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder
temperature.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is
provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the
accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take
reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on
incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited
information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI
to Customer on an annual basis.