Texas instruments TVP5151 Data Manual

TVP5151

Ultralow-Power NTSC/PAL/SECAM Video Decoder

Data Manual

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Literature Number: SLES241B

September 2009–Revised June 2010

TVP5151

SLES241B–SEPTEMBER 2009–REVISED JUNE 2010

www.ti.com

Contents

1 TVP5151 Features ............................................................................................................... 7

1.1 Features ...................................................................................................................... 7

2 Introduction ........................................................................................................................ 8

2.1 Description ................................................................................................................... 8

2.2 Applications .................................................................................................................. 9

2.3 Related Products ............................................................................................................ 9

2.4 Trademarks .................................................................................................................. 9

2.5 Document Conventions .................................................................................................... 9

2.6 Ordering Information ...................................................................................................... 10

2.7 Functional Block Diagram ................................................................................................ 11

2.8 Terminal Assignments .................................................................................................... 12

3 Functional Description ....................................................................................................... 15

3.1 Analog Front End .......................................................................................................... 15

3.2 Composite Processing Block Diagram .................................................................................. 15

3.3 Adaptive Comb Filtering .................................................................................................. 16

3.4 Color Low-Pass Filter ..................................................................................................... 17

3.5 Luminance Processing .................................................................................................... 18

3.6 Chrominance Processing ................................................................................................. 18

3.7 Timing Processor .......................................................................................................... 18

3.8 VBI Data Processor (VDP) ............................................................................................... 18

3.9 VBI FIFO and Ancillary Data in Video Stream ......................................................................... 19

3.10 Raw Video Data Output .................................................................................................. 20

3.11 Output Formatter .......................................................................................................... 20

3.12 Synchronization Signals .................................................................................................. 20

3.13 Active Video (AVID) Cropping ........................................................................................... 22

3.14 Embedded Syncs .......................................................................................................... 23

3.15 I

3.16 Clock Circuits .............................................................................................................. 27

3.17 Genlock Control (GLCO) and RTC ...................................................................................... 28

3.18 Reset and Power Down .................................................................................................. 29

3.19 Reset Sequence ........................................................................................................... 31

3.20 Internal Control Registers ................................................................................................ 32

3.21 Register Definitions ........................................................................................................ 34

C Host Interface .......................................................................................................... 24

3.15.1 I

3.15.2 I

C Write Operation ............................................................................................. 25

C Read Operation ............................................................................................. 25

3.15.2.1 Read Phase 1 ...................................................................................... 26

3.15.2.2 Read Phase 2 ...................................................................................... 26

3.15.2.3 I

C Timing Requirements ......................................................................... 27

3.17.1 GLCO Interface ................................................................................................. 28

3.17.2 RTC Mode ....................................................................................................... 29

3.21.1 Video Input Source Selection #1 Register .................................................................. 34

3.21.2 Analog Channel Controls Register ........................................................................... 34

3.21.3 Operation Mode Controls Register ........................................................................... 35

3.21.4 Miscellaneous Controls Register ............................................................................. 36

3.21.5 Autoswitch Mask Register ..................................................................................... 39

TVP5151

www.ti.com

SLES241B–SEPTEMBER 2009–REVISED JUNE 2010

3.21.6 Miscellaneous Output Controls Register .................................................................... 39

3.21.7 Color Killer Threshold Control Register ...................................................................... 39

3.21.8 Luminance Processing Control #1 Register ................................................................. 40

3.21.9 Luminance Processing Control #2 Register ................................................................. 41

3.21.10 Brightness Control Register .................................................................................. 41

3.21.11 Color Saturation Control Register ........................................................................... 42

3.21.12 Hue Control Register .......................................................................................... 42

3.21.13 Outputs and Data Rates Select Register ................................................................... 43

3.21.14 Luminance Processing Control #3 Register ................................................................ 44

3.21.15 Configuration Shared Pins Register ......................................................................... 45

3.21.16 Active Video Cropping Start Pixel MSB Register .......................................................... 45

3.21.17 Active Video Cropping Start Pixel LSB Register ........................................................... 46

3.21.18 Active Video Cropping Stop Pixel MSB Register .......................................................... 46

3.21.19 Active Video Cropping Stop Pixel LSB Register ........................................................... 46

3.21.20 Genlock and RTC Register ................................................................................... 47

3.21.21 Horizontal Sync Start Register ............................................................................... 47

3.21.22 Vertical Blanking Start Register .............................................................................. 48

3.21.23 Vertical Blanking Stop Register .............................................................................. 49

3.21.24 Chrominance Control #1 Register ........................................................................... 49

3.21.25 Chrominance Control #2 Register ........................................................................... 50

3.21.26 Interrupt Reset Register B .................................................................................... 51

3.21.27 Interrupt Enable Register B ................................................................................... 52

3.21.28 Interrupt Configuration Register B ........................................................................... 53

3.21.29 Video Standard Register ...................................................................................... 53

3.21.30 Cb Gain Factor Register ...................................................................................... 54

3.21.31 Cr Gain Factor Register ....................................................................................... 54

3.21.32 Macrovision On Counter Register ........................................................................... 54

3.21.33 Macrovision Off Counter Register ........................................................................... 54

3.21.34 656 Revision Select Register ................................................................................ 54

3.21.35 MSB of Device ID Register ................................................................................... 55

3.21.36 LSB of Device ID Register .................................................................................... 55

3.21.37 ROM Major Version Register ................................................................................. 55

3.21.38 ROM Minor Version Register ................................................................................. 55

3.21.39 Vertical Line Count MSB Register ........................................................................... 55

3.21.40 Vertical Line Count LSB Register ............................................................................ 56

3.21.41 Interrupt Status Register B ................................................................................... 56

3.21.42 Interrupt Active Register B .................................................................................... 57

3.21.43 Status Register #1 ............................................................................................. 57

3.21.44 Status Register #2 ............................................................................................. 58

3.21.45 Status Register #3 ............................................................................................. 59

3.21.46 Status Register #4 ............................................................................................. 59

3.21.47 Status Register #5 ............................................................................................. 60

3.21.48 Closed Caption Data Registers .............................................................................. 61

3.21.49 WSS/CGMS-A Data Registers ............................................................................... 61

3.21.50 VPS Data Registers ........................................................................................... 62

TVP5151

SLES241B–SEPTEMBER 2009–REVISED JUNE 2010

3.21.51 VITC Data Registers .......................................................................................... 62

3.21.52 VBI FIFO Read Data Register ............................................................................... 62

3.21.53 Teletext Filter and Mask Registers .......................................................................... 63

3.21.54 Teletext Filter Control Register ............................................................................... 64

3.21.55 Interrupt Status Register A ................................................................................... 65

3.21.56 Interrupt Enable Register A ................................................................................... 66

3.21.57 Interrupt Configuration Register A ........................................................................... 67

3.21.58 VDP Configuration RAM Register ........................................................................... 67

3.21.59 VDP Status Register .......................................................................................... 69

3.21.60 FIFO Word Count Register ................................................................................... 70

3.21.61 FIFO Interrupt Threshold Register ........................................................................... 70

3.21.62 FIFO Reset Register .......................................................................................... 70

3.21.63 Line Number Interrupt Register .............................................................................. 70

3.21.64 Pixel Alignment Registers .................................................................................... 71

3.21.65 FIFO Output Control Register ................................................................................ 71

3.21.66 Full Field Enable Register .................................................................................... 71

3.21.67 Line Mode Registers .......................................................................................... 72

3.21.68 Full Field Mode Register ...................................................................................... 73

www.ti.com

4 Electrical Specifications ..................................................................................................... 74

4.1 Absolute Maximum Ratings .............................................................................................. 74

4.2 Recommended Operating Conditions .................................................................................. 74

4.3 Reference Clock Specifications .......................................................................................... 74

4.4 Electrical Characteristics ................................................................................................. 75

4.5 DC Electrical Characteristics ............................................................................................. 75

4.6 Analog Electrical Characteristics ........................................................................................ 75

4.7 Clocks, Video Data, Sync Timing ....................................................................................... 76

4.8 I

4.9 Power Dissipation Ratings ............................................................................................... 77

C Host Interface Timing ................................................................................................. 77

5 Example Register Settings .................................................................................................. 78

5.1 Example 1 .................................................................................................................. 78

5.1.1 Assumptions ..................................................................................................... 78

5.1.2 Recommended Settings ....................................................................................... 78

5.2 Example 2 .................................................................................................................. 79

5.2.1 Assumptions ..................................................................................................... 79

5.2.2 Recommended Settings ....................................................................................... 79

6 Application Information ...................................................................................................... 80

6.1 Application Example ...................................................................................................... 80

7 Revision History ................................................................................................................ 81

TVP5151

www.ti.com

SLES241B–SEPTEMBER 2009–REVISED JUNE 2010

List of Figures

2-1 Functional Block Diagram....................................................................................................... 11

2-2 Terminal Diagrams ............................................................................................................... 12

3-1 Composite Processing Block Diagram (Comb/Trap Filter Bypassed for SECAM) ...................................... 16

3-4 Color Low-Pass Filter with Filter Characteristics, NTSC/PAL ITU-R BT.601 Sampling................................. 18

3-5 8-Bit 4:2:2, Timing With 2× Pixel Clock (SCLK) Reference................................................................. 22

3-6 Horizontal Synchronization Signals ............................................................................................ 22

3-7 AVID Application ................................................................................................................. 23

3-8 Reference Clock Configurations................................................................................................ 27

3-9 GLCO Timing ..................................................................................................................... 28

3-10 RTC Timing ....................................................................................................................... 29

3-11 Power-On Reset Timing......................................................................................................... 30

3-12 Configuration Shared Pins...................................................................................................... 38

3-13 Horizontal Sync................................................................................................................... 48

4-1 Clocks, Video Data, and Sync Timing......................................................................................... 76

4-2 I

6-1 Application Example ............................................................................................................. 80

C Host Interface Timing........................................................................................................ 77

TVP5151

SLES241B–SEPTEMBER 2009–REVISED JUNE 2010

www.ti.com

List of Tables

2-1 Terminal Functions............................................................................................................... 13

3-1 Data Types Supported by VDP................................................................................................. 18

3-2 Ancillary Data Format and Sequence ......................................................................................... 19

3-3 Summary of Line Frequencies, Data Rates, and Pixel Counts ............................................................ 20

3-4 EAV and SAV Sequence........................................................................................................ 23

3-5 Write Address Selection......................................................................................................... 24

3-6 I

3-7 Read Address Selection......................................................................................................... 25

3-8 Reset and Power-Down Modes ................................................................................................ 29

3-9 Power-On Reset Timing......................................................................................................... 30

3-10 Reset Sequence.................................................................................................................. 31

3-11 Register Summary ............................................................................................................... 32

3-12 Analog Channel and Video Mode Selection .................................................................................. 34

3-13 Digital Output Control ........................................................................................................... 37

3-14 Clock Delays (SCLKs)........................................................................................................... 48

3-15 gain_step Setting................................................................................................................. 59

3-16 VBI Configuration RAM for Signals With Pedestal........................................................................... 68

7-1 Revision History .................................................................................................................. 81

C Terminal Description ........................................................................................................ 24

TVP5151

www.ti.com

SLES241B–SEPTEMBER 2009–REVISED JUNE 2010

Ultralow-Power NTSC/PAL/SECAM Video Decoder

Check for Samples: TVP5151

1 TVP5151 Features

1.1 Features

• Accepts NTSC (J, M, 4.43), PAL (B, D, G, H, I, M, N, Nc), and SECAM (B, D, G, K, K1, L) Video

• Supports ITU-R BT.601 Standard Sampling

• High-Speed 9-Bit Analog-to-Digital Converter (ADC)

• Two Composite Inputs or One S-Video Input

• Fully Differential CMOS Analog Preprocessing Channels With Clamping and Automatic Gain • Advanced Programmable Video Output Control (AGC) for Best Signal-to-Noise (S/N) Formats Performance

• Ultralow Power Consumption Interval (VBI) Data During Active Video

• 48-Terminal PBGA Package (ZQC) or – Sliced VBI Data During Horizontal Blanking 32-Terminal TQFP Package (PBS) or Active Video

• Power-Down Mode: <1 mW • VBI Modes Supported

• Brightness, Saturation, Hue, and Sharpness – Teletext (NABTS, WST) Control Through I2C

• Complementary 4-Line (3-H Delay) Adaptive Extended Data Services (XDS) Comb Filters for Both Cross-Luminance and Cross-Chrominance Noise Reduction

• Patented Architecture for Locking to Weak, Code Noisy, or Unstable Signals

• Single 27.000-MHz Crystal for All Standards Compatible Mode

• Internal Phase-Locked Loop (PLL) for – Custom Configuration Mode That Allows Line-Locked Clock and Sampling User to Program Slice Engine for Unique VBI

• Subcarrier Genlock Output for Synchronizing Color Subcarrier of External Encoder • Power-On Reset

• Variable Digital I/O Supply Voltage Range from • Industrial Temperature Range (TVP5151I):

1.8 V to 3.3 V –40°C to 85°C

• Standard Programmable Video Output Formats – ITU-R BT.656, 8-Bit 4:2:2 With Embedded

Syncs

– 8-Bit 4:2:2 With Discrete Syncs

• Macrovision™ Copy Protection Detection

– 2× Oversampled Raw Vertical Blanking

– Closed-Caption Decode With FIFO and

– Wide Screen Signaling, Video Program

System, CGMS-A, Vertical Interval Time

– Gemstar 1x/2x Electronic Program Guide

Data Signals

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TVP5151

SLES241B–SEPTEMBER 2009–REVISED JUNE 2010

2 Introduction

2.1 Description

The TVP5151 device is an ultralow-power NTSC/PAL/SECAM video decoder. Available in a space-saving 48-terminal PBGA package or a 32-terminal TQFP package, the TVP5151 decoder converts NTSC, PAL, and SECAM video signals to 8-bit ITU-R BT.656 format. Discrete syncs are also available. The optimized architecture of the TVP5151 decoder allows for ultralow power consumption. The decoder consumes 138-mW power under typical operating conditions and consumes less than 1 mW in power-down mode, considerably increasing battery life in portable applications. The decoder uses just one crystal for all supported standards. The TVP5151 decoder can be programmed using an I2C serial interface.

The TVP5151 decoder converts baseband analog video into digital YCbCr 4:2:2 component video. Composite and S-video inputs are supported. The TVP5151 decoder includes one 9-bit analog-to-digital converter (ADC) with 2× sampling. Sampling is ITU-R BT.601 (27.0 MHz, generated from the 27.000-MHz crystal or oscillator input) and is line locked. The output formats can be 8-bit 4:2:2 or 8-bit ITU-R BT.656 with embedded synchronization.

The TVP5151 decoder utilizes Texas Instruments patented technology for locking to weak, noisy, or unstable signals. A Genlock/real-time control (RTC) output is generated for synchronizing downstream video encoders.

Complementary four-line adaptive comb filtering is available for both the luminance and chrominance data paths to reduce both cross-luminance and cross-chrominance artifacts; a chrominance trap filter is also available.

www.ti.com

Video characteristics including hue, brightness, saturation, and sharpness may be programmed using the industry standard I2C serial interface. The TVP5151 decoder generates synchronization, blanking, lock, and clock signals in addition to digital video outputs. The TVP5151 decoder includes methods for advanced vertical blanking interval (VBI) data retrieval. The VBI data processor slices, parses, and performs error checking on teletext, closed caption, and other data in several formats.

The TVP5151 decoder detects copy-protected input signals according to the Macrovision™ standard and detects Type 1, 2, 3, and colorstripe processes.

The main blocks of the TVP5151 decoder include:

• Robust sync detector

• ADC with analog processor

• Y/C separation using four-line adaptive comb filter

• Chrominance processor

• Luminance processor

• Video clock/timing processor and power-down control

• Output formatter

• I2C interface

• VBI data processor

• Macrovision detection for composite and S-video

Submit Documentation Feedback

TVP5151

www.ti.com

2.2 Applications

The following is a partial list of suggested applications:

• Digital televisions

• PDAs

• Notebook PCs

• Cell phones

• Video recorder/players

• Internet appliances/web pads

• Handheld games

• Surveillance

• Portable navigation

• Portable video projectors

2.3 Related Products

• TVP5150AM1

• TVP5154A

• TVP5146M2

• TVP5147M1

• TVP5158

SLES241B–SEPTEMBER 2009–REVISED JUNE 2010

2.4 Trademarks

TI and MicroStar Junior are trademarks of Texas Instruments. Macrovision is a trademark of Macrovision Corporation. Gemstar is a trademark of Gemstar-TV Guide International. Other trademarks are the property of their respective owners.

2.5 Document Conventions

Throughout this data manual, several conventions are used to convey information. These conventions are:

• To identify a binary number or field, a lower case b follows the numbers. For example, 000b is a 3-bit binary field.

• To identify a hexadecimal number or field, a lower case h follows the numbers. For example, 8AFh is a 12-bit hexadecimal field.

• All other numbers that appear in this document that do not have either a b or h following the number are assumed to be decimal format.

• If the signal or terminal name has a bar above the name (for example, RESETB), this indicates the logical NOT function. When asserted, this signal is a logic low, 0, or 0b.

• RSVD indicates that the referenced item is reserved.

Submit Documentation Feedback

TVP5151

SLES241B–SEPTEMBER 2009–REVISED JUNE 2010

2.6 Ordering Information

0°C to 70°C

–40°C to 85°C

(1) For the most current package and ordering information, see the Package Option Addendum at the end

of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

PACKAGED DEVICES

TVP5151PBS Tray

TVP5151PBSR Tape and reel

TVP5151ZQC Tray

TVP5151ZQCR Tape and reel

TVP5151IPBS Tray

TVP5151IPBSR Tape and reel

TVP5151IZQC Tray

TVP5151IZQCR Tape and reel

(1) (2)

PACKAGE OPTION

www.ti.com

Submit Documentation Feedback

M U X

AIP1A

AIP1B

PGA

A/D

Output

Formatter

YOUT[7:0] YCbCr 8-Bit 4:2:2

VBI Data

Processor (VDP)

Embedded Processor

XTAL1/OSC

XTAL2

PCLK/SCLK

Horizontal and

Color PLLs

FID/GLCO

VSYNC/PALI

INTREQ/GPCL/VBLK

HSYNC

Timing Processor

SCL

SDA

Y/C Separation

Chrominance

Processing

Luminance Processing

Macrovision

Detection

Host

Interface

AVID/CLK_IN

PDN

TVP5151

www.ti.com

2.7 Functional Block Diagram

SLES241B–SEPTEMBER 2009–REVISED JUNE 2010

Figure 2-1. Functional Block Diagram

Submit Documentation Feedback

2 3 4 5 6

PBGA (ZQC) PACKAGE

(BOTTOMVIEW)

TQFP (PBS) PACKAGE

(TOP VIEW)

31 30 29 28 27

PCLK/SCLK

IO_DVDD

YOUT7/I2CSEL

YOUT6

YOUT5

YOUT4

YOUT3

YOUT2

CH_A

VDD

CH_AGND

REFM

REFP

PDN

INTREQ/GPCL/VBLK

AVID/CLK_IN

HSYNC

32 26 25

VSYNC/PALI FID/GLCO SDA SCL DVDD DGND YOUT0 YOUT1

AIP1A AIP1B

PLL_AGND

PLL_AVDD

XTAL1/OSC

XTAL2

AGND

RESETB

10 11 12 13 149 15 16

TVP5151

SLES241B–SEPTEMBER 2009–REVISED JUNE 2010

2.8 Terminal Assignments

The TVP5151 video decoder is packaged in a 48-terminal PBGA package or a 32-terminal TQFP package. Figure 2-2 shows the terminal diagrams for both packages. Table 2-1 gives a description of the terminals.

www.ti.com

Figure 2-2. Terminal Diagrams

Submit Documentation Feedback

TVP5151

www.ti.com

SLES241B–SEPTEMBER 2009–REVISED JUNE 2010

Table 2-1. Terminal Functions

TERMINAL

NAME

Analog Section

AGND E1 7 G Substrate. Connect to analog ground.

AIP1A A1 1 I range is 0-0.75 VPP, and may require an attenuator to reduce the input amplitude to the

AIP1B B1 2 I range is 0-0.75 VPP, and may require an attenuator to reduce the input amplitude to the

CH_AGND A3 31 G Analog ground CH_AVDD A2 32 P Analog supply. Connect to 1.8-V analog supply.

NC – – No connect

PLL_AGND C2 3 G PLL ground. Connect to analog ground. PLL_AVDD C1 4 P PLL supply. Connect to 1.8-V analog supply.

REFM A4 30 O

REFP B4 29 O

XTAL1/OSC D2 5 I

XTAL2 D1 6 O

Digital Section

NO. I/O DESCRIPTION

ZQC PBS

Analog input. Connect to the video analog input via 0.1-µF capacitor. The maximum input desired level. If not used, connect to AGND via a 0.1-µF capacitor (see Figure 6-1).

B2, B3, B6, C4,

C5, D3–D6, E2–E5,

F2, F5, F6

A/D reference negative output. Connect to analog ground through a 1-µF capacitor. Also, it is recommended to connect directly to REFP through a 1-µF capacitor (see Figure 6-1).

A/D reference positive output. Connect to analog ground through a 1-µF capacitor (see

Figure 6-1).

External clock reference input. Connect to analog ground if an external single-ended oscillator is connected to AVID/CLK_IN pin.

External clock reference output. Not connected if XTAL1 or CLK_IN is driven by an external single-ended oscillator.

Active video indicator output/external clk input When XTAL1 is used as a reference clock and this terminal is left unconnected, this

terminal is internally pulled down.

AVID/CLK_IN A6 26 I/O

DGND E6 19 G Digital ground DVDD E7 20 P Digital supply. Connect to 1.8-V digital supply.

FID/GLCO C6 23 O GLCO: This serial output carries color PLL information. A slave device can decode the

HSYNC A7 25 O Horizontal synchronization signal

INTREQ/GPCL/ VBLK

B5 27 O

When XTAL1 is used as a reference clock and AVID output is required, this pin must be low until terminal is configured as an output. This may be dependent on external circuitry connected to this terminal.

When XTAL 1 is connected to ground, CLK_IN may be connected to an external single-ended oscillator from a 1.8-V to 3.3-V compatible clock signal depending on IO_DVDD voltage.

FID: Odd/even field indicator or vertical lock indicator. For the odd/even indicator, a 1 indicates the odd field.

information to allow chrominance frequency control from the TVP5151 decoder. Data is transmitted at the SCLK rate in Genlock mode. In RTC mode, SCLK/4 is used.

INTREQ: Interrupt request output GPCL/VBLK: General-purpose control logic. This terminal has two functions:

• GPCL: General-purpose output. In this mode the state of GPCL is directly programmed via I2C.

• VBLK: Vertical blank output. In this mode the GPCL terminal indicates the vertical blanking interval of the output video. The beginning and end times of this signal are programmable via I2C.

Submit Documentation Feedback

TVP5151

SLES241B–SEPTEMBER 2009–REVISED JUNE 2010

Table 2-1. Terminal Functions (continued)

TERMINAL

NAME

IO_DVDD G2 10 P Digital output supply, 1.8 V to 3.3 V PCLK/SCLK G1 9 O System clock at either 1× or 2× the frequency of the pixel clock.

PDN A5 28 I

RESETB F1 8 I SCL D7 21 I/O I2C serial clock (open drain)

SDA C7 22 I/O I2C serial data (open drain)

VSYNC/PALI B7 24 O

YOUT[6:0] G5 15 O ITU-R BT.656 output/YCbCr 4:2:2 output with discrete syncs

YOUT7/I2CSEL F3 11 I/O

NO. I/O DESCRIPTION

ZQC PBS

Power-down terminal (active low). Puts the decoder in standby mode. Preserves the value of the registers.

Active-low reset. RESETB can be used only when PDN = 1. When RESETB is pulled low, it resets all the registers and restarts the internal microprocessor.

VSYNC: Vertical synchronization signal PALI: PAL line indicator or horizontal lock indicator. For the PAL line indicator:

1 = Noninverted line 0 = Inverted line

G3 12 F4 13 G4 14

G6 16 G7 17 F7 18

I2CSEL: Determines address for I2C (sampled during reset). A pullup or pulldown resistor is needed (>1 kΩ) to program the terminal to the desired address. 1 = Address is BAh 0 = Address is B8h

YOUT7: Most significant bit (MSB) of ITU-R BT.656 output/YCbCr 4:2:2 output

www.ti.com

Submit Documentation Feedback

TVP5151

www.ti.com

3 Functional Description

3.1 Analog Front End

The TVP5151 decoder has an analog input channel that accepts two video inputs that are ac-coupled. The decoder supports a maximum input voltage range of 0.75 V; therefore, an attenuation of one-half is needed for most input signals with a peak-to-peak variation of 1.5 V. The nominal parallel termination before the input to the device is recommended to be 75 Ω. See the application diagram in Figure 6-1 for the recommended configuration. The two analog input ports can be connected as follows:

• Two selectable composite video inputs, or

• One S-video input An internal clamping circuit restores the sync-tip of the ac-coupled video signal to a fixed dc level. The programmable gain amplifier (PGA) and the automatic gain control (AGC) algorithm work together to

make sure that the input signal is amplified sufficiently to ensure the proper input range for the ADC. The ADC has nine bits of resolution and runs at a nominal speed of 27 MHz. The clock input for the ADC

comes from the horizontal PLL.

3.2 Composite Processing Block Diagram

The composite processing block processes NTSC/PAL/SECAM signals into the YCbCr color space.

Figure 3-1 shows the basic architecture of this processing block.

SLES241B–SEPTEMBER 2009–REVISED JUNE 2010

Figure 3-1 shows the luminance/chrominance (Y/C) separation process in the TVP5151 decoder. The

composite video is multiplied by subcarrier signals in the quadrature modulator to generate the color difference signals Cb and Cr. Cb and Cr are then low pass (LP) filtered to achieve the desired bandwidth and to reduce crosstalk.

An adaptive four-line comb filter separates CbCr from Y. Chrominance is remodulated through another quadrature modulator and subtracted from the line-delayed composite video to generate luminance. Brightness, hue, saturation, and sharpness (using the peaking filter) are programmable via I2C.

The Y/C separation is bypassed for S-video input. For S-video, the remodulation path is disabled.

Submit Documentation Feedback

Line

Delay

Peaking

Quadrature Modulation

Notch

Filter

Color

LPF ↓ 2

4-Line

Adaptive

Comb

Filter

Burst

Accumulator

(Cr)

Notch

Filter

Delay

Brightness

Saturation

Adjust

Delay

Cb Cr

Burst

Accumulator

(Cb)

Delay

Color

LPF ↓ 2

Composite

+Delay

Gain Factor

Bandpass

Peak

Detector

Composite

SECAM Color Demodulation

Composite

SECAM Luminance

TVP5151

SLES241B–SEPTEMBER 2009–REVISED JUNE 2010

www.ti.com

Figure 3-1. Composite Processing Block Diagram (Comb/Trap Filter Bypassed for SECAM)

3.3 Adaptive Comb Filtering

The four-line comb filter can be selectively bypassed in the luminance or chrominance path. If the comb filter is bypassed in the luminance path, then chrominance trap filters are used which are shown in

Figure 3-2 and Figure 3-3. TI's patented adaptive four-line comb filter algorithm reduces artifacts such as

hanging dots at color boundaries and detects and properly handles false colors in high-frequency luminance images such as a multiburst pattern or circle pattern.

Submit Documentation Feedback

TVP5151

www.ti.com

SLES241B–SEPTEMBER 2009–REVISED JUNE 2010

Figure 3-2. Chrominance Trap Filter Frequency Figure 3-3. Chrominance Trap Filter Frequency

Response, NTSC ITU-R BT.601 Sampling Response, PAL ITU-R BT.601 Sampling

3.4 Color Low-Pass Filter

In some applications, it is desirable to limit the Cb/Cr bandwidth to avoid crosstalk. This is especially true in case of video signals that have asymmetrical Cb/Cr sidebands. The color LP filters provided limit the bandwidth of the Cb/Cr signals.

Color LP filters are needed when the comb filtering turns off, due to extreme color transitions in the input image. See Section 3.21.25, Chrominance Control #2 Register, for the response of these filters. The filters have three options that allow three different frequency responses based on the color frequency characteristics of the input video as shown in Figure 3-4.

Figure 3-4. Color Low-Pass Filter with Filter Characteristics, NTSC/PAL ITU-R BT.601 Sampling

Submit Documentation Feedback

TVP5151

SLES241B–SEPTEMBER 2009–REVISED JUNE 2010

3.5 Luminance Processing

The luminance component is derived from the composite signal by subtracting the remodulated chrominance information. A line delay exists in this path to compensate for the line delay in the adaptive comb filter in the color processing chain. The luminance information is then fed into the peaking circuit, which enhances the high frequency components of the signal, thus improving sharpness.

3.6 Chrominance Processing

For NTSC/PAL formats, the color processing begins with a quadrature demodulator. The Cb/Cr signals then pass through the gain control stage for chrominance saturation adjustment. An adaptive comb filter is applied to the demodulated signals to separate chrominance and eliminate cross-chrominance artifacts. An automatic color killer circuit is also included in this block. The color killer suppresses the chrominance processing when the color burst of the video signal is present. The SECAM standard is similar to PAL except for the modulation of color which is FM instead of QAM.

3.7 Timing Processor

The timing processor is a combination of hardware and software running in the internal microprocessor that serves to control horizontal lock to the input sync pulse edge, AGC and offset adjustment in the analog front end, vertical sync detection, and Macrovision detection.

3.8 VBI Data Processor (VDP)

The TVP5151 VDP slices various data services such as teletext (WST, NABTS), closed captioning (CC), wide screen signaling (WSS), etc. These services are acquired by programming the VDP to enable standards in the VBI. The results are stored in a FIFO and/or registers. The teletext results are stored only in a FIFO. Table 3-1 lists a summary of the types of VBI data supported according to the video standard. It supports ITU-R BT. 601 sampling for each.

www.ti.com

LINE MODE REGISTER

(D0h–FCh) BITS [3:0]

0000b WST SECAM Teletext, SECAM 0001b WST PAL B Teletext, PAL, System B 0010b WST PAL C Teletext, PAL, System C 0011b WST, NTSC B Teletext, NTSC, System B 0100b NABTS, NTSC C Teletext, NTSC, System C 0101b NABTS, NTSC D Teletext, NTSC, System D (Japan) 0110b CC, PAL Closed caption PAL 0111b CC, NTSC Closed caption NTSC 1000b WSS/CGMS-A Wide-screen signaling/Copy Generation Management System-Analog, PAL 1001b WSS/CGMS-A Wide-screen signaling/Copy Generation Management System-Analog, NTSC 1010b VITC, PAL Vertical interval timecode, PAL 1011b VITC, NTSC Vertical interval timecode, NTSC 1100b VPS, PAL Video program system, PAL 1101b Gemstar 2x Custom 1 Electronic program guide 1110b Reserved Reserved 1111b Active Video Active video/full field

Table 3-1. Data Types Supported by VDP

NAME DESCRIPTION

Submit Documentation Feedback

TVP5151

www.ti.com

SLES241B–SEPTEMBER 2009–REVISED JUNE 2010

At power-up the host interface is required to program the VDP-configuration RAM (VDP-CRAM) contents with the lookup table (see Section 3.21.58). This is done through port address C3h. Each read from or write to this address auto increments an internal counter to the next RAM location. To access the VDP-CRAM, the line mode registers (D0h to FCh) must be programmed with FFh to avoid a conflict with the internal microprocessor and the VDP in both writing and reading. Full field mode must also be disabled.

Available VBI lines are from line 6 to line 27 of both field 1 and field 2. Each line can be any VBI mode. Output data is available either through the VBI-FIFO (B0h) or through dedicated registers at 90h to AFh,

both of which are available through the I2C port.

3.9 VBI FIFO and Ancillary Data in Video Stream

Sliced VBI data can be output as ancillary data in the video stream in the ITU-R BT.656 mode. VBI data is output during the horizontal blanking period following the line from which the data was retrieved. Table 3-2 shows the header format and sequence of the ancillary data inserted into the video stream. This format is also used to store any VBI data into the FIFO. The size of FIFO is 512 bytes. Therefore, the FIFO can store up to 11 lines of teletext data with the NTSC NABTS standard.

Table 3-2. Ancillary Data Format and Sequence

BYTE NO. D6 D5 D4 D3 D2 D1 DESCRIPTION

0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 Ancillary data preamble 2 1 1 1 1 1 1 1 1 3 NEP EP 0 1 0 DID2 DID1 DID0 Data ID (DID) 4 NEP EP F5 F4 F3 F2 F1 F0 Secondary data ID (SDID) 5 NEP EP N5 N4 N3 N2 N1 N0 Number of 32-bit data (NN) 6 Video line [7:0] Internal data ID0 (IDID0)

7 0 0 0 Match 1 Match 2 Video line [9:8] Internal data ID1 (IDID1) 8 1. Data Data byte

9 2. Data Data byte 10 3. Data Data byte 11 4. Data Data byte

... ... ...

4(N+2)–1 1 0 0 0 0 0 0 0 Fill byte

EP: Even parity for D0–D5 NEP: Negated even parity DID: 91h: Sliced data of VBI lines of first field

SDID: This field holds the data format taken from the line mode register of the corresponding line. NN: Number of Dwords beginning with byte 8 through 4(N+2). This value is the number of

IDID0: Transaction video line number [7:0]

D7 D0

(MSB) (LSB)

Data error

m–1. Data Data byte

m. Data Data byte

RSVD CS[5:0] Check sum

53h: Sliced data of line 24 to end of first field 55h: Sliced data of VBI lines of second field 97h: Sliced data of line 24 to end of second field

Dwords where each Dword is 4 bytes.

First word

Nthword

Submit Documentation Feedback

TVP5151

SLES241B–SEPTEMBER 2009–REVISED JUNE 2010

IDID1: Bit 0/1 = Transaction video line number [9:8]

Bit 2 = Match 2 flag Bit 3 = Match 1 flag

Bit 4 = 1 if an error was detected in the EDC block; 0 if not CS: Sum of D0–D7 of DID through last data byte. Fill byte: Fill bytes make a multiple of 4 bytes from byte 0 to last fill byte.

3.10 Raw Video Data Output

The TVP5151 decoder can output raw A/D video data at 2x sampling rate for external VBI slicing. This is transmitted as an ancillary data block during the active horizontal portion of the line and during vertical blanking.

3.11 Output Formatter

The YCbCr digital output can be programmed as 8-bit 4:2:2 or 8-bit ITU-R BT.656 parallel interface standard.

Table 3-3. Summary of Line Frequencies, Data Rates, and Pixel Counts

STANDARDS PIXELS PER LINES PER SUB-CARRIER

(ITU-R BT.601) LINE FRAME FREQUENCY

NTSC-J, M 858 720 525 13.5 3.579545 15.73426 NTSC-4.43 858 720 525 13.5 4.43361875 15.73426

PAL-M 858 720 525 13.5 3.57561149 15.73426

PAL-B, D, G, H, I 864 720 625 13.5 4.43361875 15.625

PAL-N 864 720 625 13.5 4.43361875 15.625

PAL-Nc 864 720 625 13.5 3.58205625 15.625

SECAM 864 720 625 13.5 4.40625/4.25 15.625

ACTIVE PIXEL HORIZONTAL

PIXELS PER FREQUENCY LINE RATE

LINE (MHz) (kHz)

COLOR

(MHz)

www.ti.com

3.12 Synchronization Signals

External (discrete) syncs are provided via the following signals (see Figure 3-5 and Figure 3-6):

• VSYNC (vertical sync)

• FID/VLK (field indicator or vertical lock indicator)

• GPCL/VBLK (general-purpose output or vertical blanking indicator)

• PALI/HLK (PAL switch indicator or horizontal lock indicator)

• HSYNC (horizontal sync)

• AVID (active video indicator) (if set as output) VSYNC, FID, PALI, and VBLK are software set and programmable to the SCLK pixel count. This allows

any possible alignment to the internal pixel count and line count. The default settings for a 525-/625-line video output are given as an example.

Submit Documentation Feedback

Composite

Video

525

VSYNC

GPCL/VBLK

FID

1 2 3 4 5 6 7 8 9 10 11 20 21 22

525 Line

262 263 264 265 266 267 268 269 270 271 272 273 282 283 284

310 311 312 313 314 315 316 317 318 319 320 333 334 335 336

622 623 624 625 1 2 3 4 5 6 7 20 21 22 23

625 Line

Composite

Video

VSYNC

GPCL/VBLK

FID

Composite

Video

VSYNC

GPCL/VBLK

FID

Composite

Video

VSYNC

GPCL/VBLK

FID

↔

VBLK Start

↔

VBLK Stop

↔

VBLK Start

↔

VBLK Stop

↔

VBLK Start

↔

VBLK Stop

↔

VBLK Start

↔

VBLK Stop

TVP5151

www.ti.com

SLES241B–SEPTEMBER 2009–REVISED JUNE 2010

A. Line numbering conforms to ITU-R BT.470 and ITU-R BT.1700.

Figure 3-5. 8-Bit 4:2:2, Timing With 2× Pixel Clock (SCLK) Reference

Submit Documentation Feedback

NTSC 601 1436

PAL 601 1436

ITU 656 Datastream

359

1437

718

1438

359

1439

719

1440

1441

1455

1459

1456

1460

HSYNC

AVID

ITU-R BT.656Timing

1583

1587

1584

1588

1711

1723

1712

1724

1713

1725

1714

1726

1715

1727

Y 0

Y 1

↔

AVID Stop

↔

AVID Start

↔

HSYNC Start

SECAM

1436 1437 1438 1439 1440

1441

1479 1480 1607 1608 1719 1720

1721 1722

1723

17241725172617

…

TVP5151

SLES241B–SEPTEMBER 2009–REVISED JUNE 2010

A. AVID rising edge occurs four SCLK cycles early when in the ITU-R BT.656 output mode.

Figure 3-6. Horizontal Synchronization Signals

3.13 Active Video (AVID) Cropping

AVID cropping provides a means to decrease bandwidth of the video output. This is accomplished by horizontally blanking a number of AVID pulses and by vertically blanking a number of lines per frame. The horizontal AVID cropping is controlled using registers 11h and 12h for start pixels MSB and LSB, respectively.

www.ti.com

Registers 13h and 14h provide access to stop pixels MSB and LSB, respectively. The vertical AVID cropping is controlled using the vertical blanking (VBLK) start and stop registers at addresses 18h and 19h. Figure 3-7 shows an AVID application.

Submit Documentation Feedback

HSYNC

AVID Start AVID Stop

VBLK Stop

VBLK Start

VSYNC

AVID Cropped

Area

Active Video Area

TVP5151

www.ti.com

SLES241B–SEPTEMBER 2009–REVISED JUNE 2010

Figure 3-7. AVID Application

3.14 Embedded Syncs

Standards with embedded syncs insert SAV and EAV codes into the datastream at the beginning and end of horizontal blanking. These codes contain the V and F bits that also define vertical timing. F and V change on EAV. Table 3-4 gives the format of the SAV and EAV codes.

H equals 1 always indicates EAV. H equals 0 always indicates SAV. The alignment of V and F to the line and field counter varies depending on the standard. See ITU-R BT.656 for more information on embedded syncs.

The P bits are protection bits:

P3 = V xor H P2 = F xor H P1 = F xor V P0 = F xor V xor H

D7 (MSB) D6 D5 D4 D3 D2 D1 D0

Preamble 1 1 1 1 1 1 1 1 Preamble 0 0 0 0 0 0 0 0 Preamble 0 0 0 0 0 0 0 0 Status word 1 F V H P3 P2 P1 P0

Table 3-4. EAV and SAV Sequence

8-BIT DATA

Submit Documentation Feedback

TVP5151

SLES241B–SEPTEMBER 2009–REVISED JUNE 2010

3.15 I2C Host Interface

The I2C standard consists of two signals, serial input/output data line (SDA) and input/output clock line (SCL), which carry information between the devices connected to the bus. A third signal (I2CSEL) is used for slave address selection. Although the I2C system can be multimastered, the TVP5151 decoder functions only as a slave device.

Both SDA and SCL must be connected to a positive supply voltage via a pullup resistor. When the bus is free, both lines are high. The slave address select terminal (I2CSEL) enables the use of two TVP5151 decoders tied to the same I2C bus. At power up, the status of the I2CSEL is polled. Depending on the write and read addresses to be used for the TVP5151 decoder, it can either be pulled low or high through a resistor. This terminal is multiplexed with YOUT7 and hence must not be tied directly to ground or IO_DVDD. Table 3-6 summarizes the terminal functions of the I2C-mode host interface.

www.ti.com

Table 3-5. Write Address

Selection

I2CSEL WRITE ADDRESS

0 B8h 1 BAh

Table 3-6. I2C Terminal Description

SIGNAL TYPE DESCRIPTION

I2CSEL (YOUT7) I Slave address selection

SCL I/O (open drain) Input/output clock line

SDA I/O (open drain) Input/output data line

Data transfer rate on the bus is up to 400 kbit/s. The number of interfaces connected to the bus is dependent on the bus capacitance limit of 400 pF. The data on the SDA line must be stable during the high period of the SCL except for start and stop conditions. The high or low state of the data line can only change with the clock signal on the SCL line being low. A high-to-low transition on the SDA line while the SCL is high indicates an I2C start condition. A low-to-high transition on the SDA line while the SCL is high indicates an I2C stop condition.

Every byte placed on the SDA must be eight bits long. The number of bytes which can be transferred is unrestricted. Each byte must be followed by an acknowledge bit. The acknowledge-related clock pulse is generated by the I2C master.

Submit Documentation Feedback

TVP5151

www.ti.com

3.15.1 I2C Write Operation

Data transfers occur utilizing the following illustrated formats. An I2C master initiates a write operation to the TVP5151 decoder by generating a start condition (S)

followed by the TVP5151 I2C slave address (see the following illustration), in MSB first bit order, followed by a 0 to indicate a write cycle. After receiving an acknowledge from the TVP5151 decoder, the master presents the subaddress of the register, or the first of a block of registers it wants to write, followed by one or more bytes of data, MSB first. The TVP5151 decoder acknowledges each byte after completion of each transfer. The I2C master terminates the write operation by generating a stop condition (P).

Step 1 0

I2C Start (master) S

Step 2 7 6 5 4 3 2 1 0

I2C slave address (master) 1 0 1 1 1 0 X 0

Step 3 9

I2C Acknowledge (slave) A

Step 4 7 6 5 4 3 2 1 0

I2C Write register address (master) Addr Addr Addr Addr Addr Addr Addr Addr

Step 5 9

I2C Acknowledge (slave) A

SLES241B–SEPTEMBER 2009–REVISED JUNE 2010

Step 6 7 6 5 4 3 2 1 0

I2C Write data (master) Data Data Data Data Data Data Data Data

(1)

Step 7

I2C Acknowledge (slave) A

Step 8 0

I2C Stop (master) P

(1) Repeat steps 6 and 7 until all data have been written.

3.15.2 I2C Read Operation

The read operation consists of two phases. The first phase is the address phase. In this phase, an I2C master initiates a write operation to the TVP5151 decoder by generating a start condition (S) followed by the TVP5151 I2C slave address, in MSB first bit order, followed by a 0 to indicate a write cycle. After receiving an acknowledge from the TVP5151 decoder, the master presents the subaddress of the register or the first of a block of registers it wants to read. After the cycle is acknowledged, the master terminates the cycle immediately by generating a stop condition (P).

Table 3-7. Read Address

I2CSEL READ ADDRESS

Selection

0 B9h 1 BBh

Submit Documentation Feedback

TVP5151

SLES241B–SEPTEMBER 2009–REVISED JUNE 2010

The second phase is the data phase. In this phase, an I2C master initiates a read operation to the TVP5151 decoder by generating a start condition followed by the TVP5151 I2C slave address (see the following illustration of a read operation), in MSB first bit order, followed by a 1 to indicate a read cycle. After an acknowledge from the TVP5151 decoder, the I2C master receives one or more bytes of data from the TVP5151 decoder. The I2C master acknowledges the transfer at the end of each byte. After the last data byte desired has been transferred from the TVP5151 decoder to the master, the master generates a not acknowledge followed by a stop.

3.15.2.1 Read Phase 1

Step 1 0

I2C Start (master) S

Step 2 7 6 5 4 3 2 1 0

I2C slave address (master) 1 0 1 1 1 0 X 0

Step 3 9

I2C Acknowledge (slave) A

Step 4 7 6 5 4 3 2 1 0

I2C Write register address (master) Addr Addr Addr Addr Addr Addr Addr Addr

Step 5 9

I2C Acknowledge (slave) A

www.ti.com

Step 6 0

I2C Stop (master) P

3.15.2.2 Read Phase 2

Step 7 0

I2C Start (master) S

Step 8 7 6 5 4 3 2 1 0

I2C slave address (master) 1 0 1 1 1 0 X 1

Step 9 9

I2C Acknowledge (slave) A

Step 10 7 6 5 4 3 2 1 0

I2C Read data (slave) Data Data Data Data Data Data Data Data

(1)

Step 11

I2C Not Acknowledge (master) A

Step 12 0

I2C Stop (master) P

(1) Repeat steps 10 and 11 for all bytes read. Master does not acknowledge the last read data received.

Submit Documentation Feedback

+ 60 hidden pages