SN55LBC172
QUADRUPLE LOW-POWER DIFFERENTIAL LINE DRIVER
SGLS084B – MARCH 1995 – REVISED SEPTEMBER 1999
D
Meets Standard EIA-485
D
Designed for High-Speed Multipoint
Transmission on Long Bus Lines in Noisy
Environments
D
Supports Data Rates up to and Exceeding
Ten Million Transfers Per Second
D
Common-Mode Output Voltage Range of
–7 V to 12 V
D
Positive- and Negative-Current Limiting
D
Low Power Consumption . . . 1.5 mA Max
(Output Disabled)
description
The SN55LBC172 is a monolithic quadruple
differential line driver with 3-state outputs. This
device is designed to meet the requirements of the
Electronics Industry Association (EIA) standard
RS-485. The SN55LBC172 is optimized for
balanced multipoint bus transmission at data
rates up to and exceeding 10 million bits per
second. The driver features wide positive and
negative common-mode output voltage ranges,
current limiting, and thermal-shutdown circuitry,
making it suitable for party-line applications in
noisy environments. The device is designed using
the LinBiCMOS process, facilitating ultralow
power consumption and inherent robustness.
J OR W PACKAGE
(TOP VIEW)
1A
1Y
1Z
G
2Z
2Y
2A
GND
FK PACKAGE
(TOP VIEW)
1Y1ANC
1Z
4
G
5
NC
6
2Z
7
2Y
8
2A
NC – No internal connection
1
2
3
4
5
6
7
8
GND
NC
16
15
14
13
12
11
10
9
CC
V
3A
1920132
1312119 10
V
4A
4Y
4Z
G
3Z
3Y
3A
CC
4A
3Y
18
17
16
15
14
4Y
4Z
NC
G
3Z
The SN55LBC172 provides positive- and negative-current limiting and thermal shutdown for protection from
line fault conditions on the transmission bus line. This device offers optimum performance when used with the
SN55LBC173M quadruple line receiver. The SN55LBC172 is available in the 16-pin CDIP package (J), the
16-pin CPAK package (W), or the 20-pin LCCC package (FK).
The SN55LBC172 is characterized for operation over a military temperature range of –55°C to 125°C.
FUNCTION TABLE
(each driver)
INPUT
A
H H X H L
L H XLH
H X LHL
L X LLH
X L H Z Z
H = high level, L = low level, X = irrelevant,
Z = high impedance (off)
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
LinBiCMOS is a trademark of Texas Instruments Incorporated.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
ENABLES OUTPUTS
G
G
Y Z
Copyright 1999, Texas Instruments Incorporated
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
1
SN55LBC172
QUADRUPLE LOW-POWER DIFFERENTIAL LINE DRIVER
SGLS084B – MARCH 1995 – REVISED SEPTEMBER 1999
4
12
1
7
9
15
†
≥1
EN
2
1Y
3
1Z
6
2Y
5
2Z
10
3Y
11
3Z
14
4Y
13
4Z
logic symbol
G
G
1A
2A
3A
4A
†
This symbol is in accordance with ANSI/IEEE Std 91-1984
and IEC Publication 617-12.
Pin numbers shown are for the J or W package.
schematic diagrams of inputs and outputs
ALL INPUTS Y OR Z OUTPUT
+
50 µA
–
logic diagram (positive logic)
4
4
G
G
12
12
G
G
1
1
1A
1A
7
7
2A
2A
9
9
3A
3A
15
15
4A
4A
V
V
CC
CC
10
10
11
11
14
14
13
13
2
2
1Y
1Y
3
3
1Z
1Z
6
6
2Y
2Y
5
5
2Z
2Z
3Y
3Y
3Z
3Z
4Y
4Y
4Z
4Z
Input
200 Ω
Output
Driver
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Output voltage at any bus terminal (separately or common mode), V
Y or Z–7V
SN55LBC172
QUADRUPLE LOW-POWER DIFFERENTIAL LINE DRIVER
SGLS084B – MARCH 1995 – REVISED SEPTEMBER 1999
absolute maximum ratings over operating free-air temperature (unless otherwise noted)
Supply voltage range, V
(see Note 1) –0.3 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
CC
†
Output voltage range, VO –10 V to 15 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage range, VI –0.3 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous power dissipation Internally limited
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating free-air temperature range, TA –55°C to 125°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range, T
–65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
stg
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds –65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . .
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
‡
The maximum operating junction temperature is internally limited. Use the dissipation rating table to operate below this temperature.
NOTE 1: All voltage values are with respect to GND.
DISSIPATION RATING TABLE
PACKAGE
FK 1375 mW 11.0 mW/°C 275 mW
J 1375 mW 11.0 mW/°C 275 mW
W 1000 mW 8.0 mW/°C 200 mW
TA ≤ 25°C
POWER RATING
DERATING FACTOR
ABOVE TA=125°C
TA = 125°C
POWER RATING
recommended operating conditions
MIN NOM MAX UNIT
Supply voltage, V
High-level input voltage, V
Low-level input voltage, V
p
CC
IH
IL
p
O
4.75 5 5.25 V
2 V
0.8 V
12
‡
High-level output current, I
Low-level output current, I
Continuous total power dissipation See Dissipation Rating Table
Operating free-air temperature, T
OH
OL
A
Y or Z –60 mA
Y or Z 60 mA
–55 125 °C
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
3
SN55LBC172
|VOD|
Diff
‡
V
V
C
R
54 Ω
See Figure 1
V
ICCSupply current (all drivers)
No load
mA
t
Differential output delay time
R
See Figure 3
ns
t
Differential output transition time
R
See Figure 3
ns
t
Output enable time to high level
R
110 Ω
See Figure 4
ns
t
Output enable time to low level
R
110 Ω
See Figure 5
ns
t
Output disable time from high level
R
110 Ω
See Figure 4
ns
t
PLZ
Out ut disable time from low level
R
L
110 Ω
See Figure 5
ns
QUADRUPLE LOW-POWER DIFFERENTIAL LINE DRIVER
SGLS084B – MARCH 1995 – REVISED SEPTEMBER 1999
electrical characteristics over recommended ranges of supply voltage and operating free-air
temperature (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP†MAX UNIT
V
IK
∆|VOD|
OC
∆|VOC|
I
O
I
OZ
I
IH
I
IL
I
OS
†
All typical values are at VCC = 5 V and TA = 25°C.
‡
The minimum VOD specification does not fully comply with EIA-485 at operating temperatures below 0°C. The lower output signal should be used
to determine the maximum signal transmission distance.
§
∆|VOD| and ∆|VOC| are the changes in magnitude of VOD and VOC, respectively, that occur when the input is changed from a high level to a low
level.
Input clamp voltage II = –18 mA –1.5 V
erential output voltage
Change in magnitude of differential output voltage
ommon-mode output voltage
Change in magnitude of common-mode output voltage
Output current with power off VCC = 0, VO = – 7 V to 12 V ±100 µA
High-impedance-state output current VO = – 7 V to 12 V ±100 µA
High-level input current VI = 2.4 V –100 µA
Low-level input current VI = 0.4 V –100 µA
Short-circuit output current VO = –7 V to 12 V ±250 mA
pp
§
RL = 54 Ω, See Figure 1 1.1 1.8 5
RL = 60 Ω, See Figure 2 1.1 1.7 5
,
=
L
§
Outputs enabled 7
Outputs disabled 1.5
±0.2 V
3
–1
±0.2 V
switching characteristics, VCC = 5 V
PARAMETER TEST CONDITIONS T
d(OD)
t(OD)
PZH
PZL
PHZ
p
p
p
p
p
p
= 54 Ω,
L
= 54 Ω,
L
=
L
=
L
=
L
=
A
25°C 2 11 20
–55°C to 125°C 2 40
25°C 10 15 25
–55°C to 125°C 4 60
,
,
,
,
25°C 30
–55°C to 125°C 40
25°C 30
–55°C to 125°C 40
25°C 60
–55°C to 125°C 115
25°C 30
–55°C to 125°C 55
MIN TYP MAX UNIT
4
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
V
SN55LBC172
QUADRUPLE LOW-POWER DIFFERENTIAL LINE DRIVER
SGLS084B – MARCH 1995 – REVISED SEPTEMBER 1999
PARAMETER MEASUREMENT INFORMATION
R
L
2
V
OD2
Figure 1. Differential and Common-Mode Output Voltages
V
test
R1 = 375 Ω
R
L
2
V
OC
Y
0 V or 3 V
A
G at 5 V
or
G
at 0 V
RL = 60 Ω
R2 = 375 Ω
–7 V < V
V
test
test
V
OD
< 12 V
Z
Figure 2. Driver VOD Test Circuit
3 V
Input
Input
Generator
(see Note A)
NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR ≤ 1 MHz, duty cycle ≤ 50%, tr ≤ 5 ns,
tf ≤ 5 ns, ZO = 50 Ω.
B. CL includes probe and stray capacitance.
50 Ω
3 V
TEST CIRCUIT
RL = 54 Ω
CL = 50 pF
(see Note B)
Output
t
d(OD)
Output
t
t(OD)
1.5 V 1.5 V
50%
VOLTAGE WAVEFORMS
90%
10%
t
50%
d(OD)
≈ 2.5 V
≈ – 2.5
t
t(OD)
0
Figure 3. Driver Differential-Output Test Circuit and Delay and Transition-Time Waveforms
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
5
SN55LBC172
QUADRUPLE LOW-POWER DIFFERENTIAL LINE DRIVER
SGLS084B – MARCH 1995 – REVISED SEPTEMBER 1999
PARAMETER MEASUREMENT INFORMATION
0.5 V
t
PLZ
3 V
V
OH
V
off
3 V
0
5 V
0.5 V
V
S1
0 V or 3 V
Input
Generator
(see Note A)
NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, duty cycle ≤ 50%, tr ≤ 5 ns,
tf ≤ 5 ns, ZO = 50 Ω.
B. CL includes probe and stray capacitance.
50 Ω
TEST CIRCUIT
Figure 4. t
0 V or 3 V
Generator
(see Note A)
50 Ω
Input
CL = 50 pF
(see Note B)
and t
PZH
S1
CL = 50 pF
(see Note B)
Test Circuit and Voltage Waveforms
PHZ
Output
RL = 110 Ω
5 V
RL = 110 Ω
Output
Input
t
PZH
Output
1.5 V
2.3 V
t
PHZ
VOLTAGE WAVEFORMS
Input
t
PZL
Output
1.5 V
1.5 V
1.5 V
2.3 V
0
≈ 0
OL
3 V
(see Note C)
TEST CIRCUIT
NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 1 MHz, duty cycle ≤ 50%, tr ≤ 5 ns,
tf ≤ 5 ns, ZO = 50 Ω.
B. CL includes probe and stray capacitance.
C. To test the active-low enable G
Figure 5. t
, ground G and apply an inverted waveform to G.
PZL
and t
Test Circuit and Waveforms
PLZ
VOLTAGE WAVEFORMS
6
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN55LBC172
QUADRUPLE LOW-POWER DIFFERENTIAL LINE DRIVER
SGLS084B – MARCH 1995 – REVISED SEPTEMBER 1999
TYPICAL CHARACTERISTICS
OUTPUT CURRENT
vs
OUTPUT VOLTAGE
50
Output Disabled
40
TA = 25°C
30
µ
20
10
0
–10
O
–20
I – Output Current – A
–30
–40
–50
–25
VCC = 0 V
VCC = 5 V
VO – Output Voltage – V
25
20151050–5–10–15–20
5
4.5
4
3.5
3
2.5
2
1.5
– Low-Level Output Voltage – V
1
OL
V
0.5
0
–20
Figure 6
LOW-LEVEL OUTPUT VOLTAGE
vs
LOW-LEVEL OUTPUT CURRENT
VCC = 5 V
TA = 25°C
0 100
IOL – Low-Level Output Current – mA
4020
Figure 7
8060
120
3
2.5
2
1.5
1
– Differential Output Voltage – V
0.5
OD
V
0
–60
DRIVER
DIFFERENTIAL OUTPUT VOLTAGE
vs
FREE-AIR TEMPERATURE
RL = 54 Ω
VCC = 5 V
0–20–40
TA – Free-Air Temperature – °C
4020
Figure 8
60
80 100
5
4.5
4
3.5
3
2.5
– High-Level Output Voltage – V
OH
2
V
1.5
20
HIGH-LEVEL OUTPUT VOLTAGE
vs
HIGH-LEVEL OUTPUT CURRENT
VCC = 5 V
TA = 25°C
–40–20 –600
IOH – High-Level Output Current – mA
–80
–100
Figure 9
–120
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
7
SN55LBC172
QUADRUPLE LOW-POWER DIFFERENTIAL LINE DRIVER
SGLS084B – MARCH 1995 – REVISED SEPTEMBER 1999
TYPICAL CHARACTERISTICS
DIFFERENTIAL OUTPUT VOLTAGE
vs
OUTPUT CURRENT
14
13
12
2.5
3
VCC = 5 V
TA = 25°C
PROPAGATION DELAY TIME,
DIFFERENTIAL OUTPUT
vs
FREE-AIR TEMPERATURE
RL = 54 Ω
CL = 50 pF
VCC = 5 V
2
1.5
1
– Differential Output Voltage – V
0.5
OD
V
0
11
10
9
8
7
6
5
Propagation Delay Time, Differential Output – ns
0
IO – Output Current – mA
908070605040302010
100
Figure 10
4
–60
40200–20–40
TA – Free-Air Temperature – °C
Figure 11
1008060
8
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN55LBC172
QUADRUPLE LOW-POWER DIFFERENTIAL LINE DRIVER
SGLS084B – MARCH 1995 – REVISED SEPTEMBER 1999
FK (S-CQCC-N**) LEADLESS CERAMIC CHIP CARRIER
28 TERMINAL SHOWN
A SQ
B SQ
20
22
23
24
25
19
21
12826 27
12
1314151618 17
0.020 (0,51)
0.010 (0,25)
MIN
0.342
(8,69)
0.442
0.640
0.739
0.938
1.141
A
0.358
(9,09)
0.458
(11,63)
0.660
(16,76)
0.761
(19,32)(18,78)
0.962
(24,43)
1.165
(29,59)
NO. OF
TERMINALS
**
11
10
9
8
7
6
5
432
20
28
44
52
68
84
0.020 (0,51)
0.010 (0,25)
(11,23)
(16,26)
(23,83)
(28,99)
MINMAX
0.307
(7,80)
0.406
(10,31)
0.495
(12,58)
0.495
(12,58)
0.850
(21,6)
1.047
(26,6)
0.080 (2,03)
0.064 (1,63)
B
MAX
0.358
(9,09)
0.458
(11,63)
0.560
(14,22)
0.560
(14,22)
0.858
(21,8)
1.063
(27,0)
0.055 (1,40)
0.045 (1,14)
0.028 (0,71)
0.022 (0,54)
0.050 (1,27)
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a metal lid.
D. The terminals are gold plated.
E. Falls within JEDEC MS-004
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
0.045 (1,14)
0.035 (0,89)
0.045 (1,14)
0.035 (0,89)
4040140/D 10/96
9
SN55LBC172
QUADRUPLE LOW-POWER DIFFERENTIAL LINE DRIVER
SGLS084B – MARCH 1995 – REVISED SEPTEMBER 1999
MECHANICAL DATA
J (R-GDIP-T**) CERAMIC DUAL-IN-LINE PACKAGE
14 PIN SHOWN
14
1
0.065 (1,65)
0.045 (1,14)
0.100 (2,54)
0.070 (1,78)
PINS **
DIM
A MAX
B
8
C
7
0.020 (0,51) MIN
0.200 (5,08) MAX
A MIN
B MAX
B MIN
C MAX
C MIN
Seating Plane
0.310
(7,87)
0.290
(7,37)
0.785
(19,94)
0.755
(19,18)
0.300A0.300
(7,62)
0.245
(6,22)
0.310
(7,87)
0.290
(7,37)
0.785
(19,94)
0.755
(19,18)
(7,62)
0.245
(6,22)
181614
0.310
(7,87)
0.290
(7,37)
0.910
(23,10)
0.300
(7,62)
0.245
(6,22)
20
0.310
(7,87)
0.290
(7,37)
0.975
(24,77)
0.930
(23,62)
0.300
(7,62)
0.245
(6,22)
0.100 (2,54)
0.023 (0,58)
0.015 (0,38)
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18, GDIP1-T20, and GDIP1-T22.
0.130 (3,30) MIN
0°–15°
0.014 (0,36)
0.008 (0,20)
4040083/D 08/98
10
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN55LBC172
QUADRUPLE LOW-POWER DIFFERENTIAL LINE DRIVER
SGLS084B – MARCH 1995 – REVISED SEPTEMBER 1999
MECHANICAL DATA
W (R-GDFP-F16) CERAMIC DUAL FLATPACK
0.085 (2,16)
0.045 (1,14)
0.440 (11,18)
0.371 (9,42)
0.285 (7,24)
0.245 (6,22)
0.305 (7,75)
0.355 (9,02) 0.355 (9,02)
0.235 (5,97)
0.275 (6,99)
161
Base and Seating Plane
0.235 (5,97)
0.006 (0,15)
0.004 (0,10)
0.045 (1,14)
0.026 (0,66)
0.019 (0,48)
0.015 (0,38)
0.050 (1,27)
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only.
E. Falls within MIL-STD-1835 GDFP1-F16 and JEDEC MO-092AC
0.025 (0,64)
0.015 (0,38)
98
1.025 (26,04)
0.745 (18,92)
4040180-3/B 03/95
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
11
IMPORTANT NOTICE
T exas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue
any product or service without notice, and advise customers to obtain the latest version of relevant information
to verify, before placing orders, that information being relied on is current and complete. All products are sold
subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those
pertaining to warranty, patent infringement, and limitation of liability.
TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in
accordance with TI’s standard warranty. Testing and other quality control techniques are utilized to the extent
TI deems necessary to support this warranty . Specific testing of all parameters of each device is not necessarily
performed, except those mandated by government requirements.
CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF
DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE (“CRITICAL
APPLICATIONS”). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR
WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICA TIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERST OOD TO
BE FULLY AT THE CUSTOMER’S RISK.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards must be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent
that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other
intellectual property right of TI covering or relating to any combination, machine, or process in which such
semiconductor products or services might be or are used. TI’s publication of information regarding any third
party’s products or services does not constitute TI’s approval, warranty or endorsement thereof.
Copyright 1999, Texas Instruments Incorporated
Loading...