Improved Speed and Package Replacement
for the SN75LBC976
D
Designed to Operate at up to 20 Million
Data Transfers per Second (Fast-20 SCSI)
D
Nine Differential Channels for the Data and
Control Paths of the Small Computer
Systems Interface (SCSI) and Intelligent
Peripheral Interface (IPI)
D
SN75976A Packaged in Shrink
Small-Outline Package with 25-Mil Terminal
Pitch (DL) and Thin Shrink Small-Outline
Package with 20-Mil Terminal Pitch (DGG)
D
SN55976A Packaged in a 56-Pin Ceramic
Flat Pack (WD)
D
Two Skew Limits Available
D
ESD Protection on Bus Terminals
Exceeds 12 kV
D
Low Disabled Supply Current 8 mA Typ
D
Thermal Shutdown Protection
D
Positive- and Negative-Current Limiting
D
Power-Up/Down Glitch Protection
description
The SN75976A is an improved replacement for
the industry’s first 9-channel RS-485
transceiver — the SN75LBC976. The A version
offers improved switching performance, a smaller
package, and higher ESD protection. The
SN75976A is offered in two versions. The ’976A2
skew limits of 4 ns for the differential drivers and
5 ns for the differential receivers complies with the
recommended skew budget of the Fast-20 SCSI
standard for data transfer rates up to 20 million
Terminals 13 through 17 and 40 through 44 are
connected together to the package lead frame
and signal ground.
transfers per second. The ’976A1 supports the
Fast SCSI skew budget for 10 million
transfers per second. The skew limit ensures that the propagation delay times, not only from channel-to-channel
but from device-to-device, are closely matched for the tight skew budgets associated with high-speed parallel
data buses.
The patented thermal enhancements made to the 56-pin shrink small-outline package (SSOP) of the SN75976
have been applied to the new, thin shrink, small-outline package (TSSOP). The TSSOP package of fers even
less board area requirements than the SSOP while reducing the package height to 1 mm. This provides more
board area and allows component mounting to both sides of the printed circuit boards for low-profile,
space-restricted applications such as small form-factor hard disk drives.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
Copyright 1997, Texas Instruments Incorporated
1
SN75976A, SN55976A
T
0°C to 70°C
55°C to 125°C
9-CHANNEL DIFFERENTIAL TRANSCEIVER
SLLS218B – MAY 1995 – REVISED MAY 1997
description (continued)
In addition to speed improvements, the ’976A can withstand electrostatic discharges exceeding 12 kV using
the human-body model, and 600 V using the machine model of MIL-PRF-38535, Method 3015.7 on the RS-485
I/O terminals. This is six times the industry standard and provides protection from the noise that can be coupled
into external cables. The other terminals of the device can withstand discharges exceeding 4 kV and 400 V
respectively.
Each of the nine channels of the ’976A typically meet or exceed the requirements of EIA RS-485 (1983) and
ISO 8482-1987/TIA TR30.2 referenced by American National Standard of Information (ANSI) Systems,
X3.131-1994 (SCSI-2) standard, X2.277-1996 (Fast-20 Parallel Interface), and the Intelligent Peripheral
Interface Physical Layer-ANSI X3.129-1986 standard.
The SN75976A is characterized for operation over an ambient air temperature range of 0°C to 70°C. The
SN55976A is characterized for operation over an ambient air temperature range of –55°C to 125°C.
AVAILABLE OPTIONS
Skew Limit
A
°
°
°
–
†
The R suffix indicates taped and reeled packages.
°
(ns)
DriverReceiver
89
45
89——SN55976A1WD
45——SN55976A2WD
TSSOP
(DGG)
SN75976A1DGG
SN75976A1DGGR
SN75976A2DGG
SN75976A2DGGR
PACKAGE
SN75976A1DL
SN75976A1DLR
SN75976A2DL
SN75976A2DLR
SSOP
(DL)
†
CERAMIC FLAT PACK
(WD)
—
—
2
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
9-CHANNEL DIFFERENTIAL TRANSCEIVER
g
I/O
Termination
DESCRIPTION
Terminal Functions
SN75976A, SN55976A
SLLS218B – MAY 1995 – REVISED MAY 1997
TERMINAL
NAMENO.
1A to 9A4,6,8,10,
1B– to 9B–29,31,33,
1B+ to 9B+30,32,34,
BSR2TTLInputPullupBSR is the bit significant response. BSR disables receivers 1 through 8 and
CDE054TTLInputPulldownCDE0 is the common driver enable 0. Its input signal enables all drivers
CDE155TTLInputPulldownCDE1 is the common driver enable 1. Its input signal enables drivers
CDE256TTLInputPulldownCDE2 is the common driver enable 2. When CDE2 is high and BSR is low,
CRE3TTLInputPullupCRE is the common receiver enable. When high, CRE disables receiver
1DE/RE to
9DE/RE
GND1,13,14,
V
CC
†
Terminal 1 must be connected to signal ground for proper operation.
19,21,23,
25,27
35,37,.46,
48,50,52
36,38,47,
49,51,53
5,7,9,1 1,
20,22,24,
26,28
15,16,17,
40,41,42,
43,44
12,18,39,
45
Logic
Level
TTLI/OPullup1A to 9A carry data to and from the communication controller.
RS-485I/OPulldown1B – to 9B – are the inverted data signals of the balanced pair to/from
RS-485I/OPullup1B+ to 9B+ are the noninverted data signals of the balanced pair to/from
TTLInputPullup1DE/RE–9DE/RE are direction controls that transmit data to the bus when
NAPowerNAGND is the circuit ground. All GND terminals except terminal 1 are
NAPowerNASupply voltage
the bus.
the bus.
enables wired-OR drivers when BSR and DE/RE
high. Channel 9 is placed in a high-impedance state with BSR high.
when CDE0 and 1DE/RE
1 to 4 when CDE1 is high and BSR is low.
drivers 5 to 8 are enabled.
channels 5 to 9.
it and CDE0 are high. Data is received from the bus when
1DE/RE
–9DE/RE and CRE and BSR are low and CDE1 and CDE2 are
low.
physically tied to the die pad for improved thermal conductivity.
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds 260°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
†
Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltage values are with respect to the GND terminals.
2. This absolute maximum rating is tested in accordance with MIL-PRF-38535, Method 3015.7.
3. The maximum operating junction temperature is internally limited. Use the Dissipation Rating Table to operate below this
temperature.
PACKAGE
DGG2500 mW20 mW/°C1600 mW—
DL2500 mW20 mW/°C1600 mW—
WD1300 mW10.5 mW/°C827 mW250 mW
‡
This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.
electrical characteristics over recommended operating free-air temperature range (unless
otherwise noted)
SN55976ASN75976A
MIN TYP†MAXMIN TYP†MAX
S1 to A, VT = 5 V,See Figure 10.711.8V
V
V
V
V
V
V
V
I
I
C
†
NOTE 4: Cpd determines the no-load dynamic supply current consumption, IS = CPD × VCC × f + I
Driver differential high-
ODH
ODL
IT+
IT–
hys
IH
OS
OZ
CC
O
pd
All typical values are at VCC = 5 V, TA = 25°C.
p
Driver differential low-
p
High-level output volt-
Low-level output volt-
Receiver positive-going differential input
threshold voltage
Receiver negativegoing differential input
threshold voltage
Receiver input
hysteresis
(V
– V
IT+
High-level input current
Short circuit output
current
High-impedance-state
output current
Supply current
Output capacitancenB+ or nB– to GND181825pF
Power dissipation
p
(see Note 4)
)
IT–
p
p
S1 to B,
TC ≥ 25°C
S1 to B,
See Figure 1
S1 to A,
TC ≥ 25°C
S1 to B,VT = 5 V,See Figure 10.7–1.8–1–1.8V
S1 to A,
See Figure 1
A side,
IOH = –8 mA
B side,VT = 5 V,See Figure 133V
A side,
IOH = 8 mA
A side, VT = 5 V,See Figure 111V
IOH = –8 mA,See Figure 30.20.2V
IOL = 8 mA,See Figure 3–0.2–0.2V
VCC = 5 V,TA = 25°C24452445mV
VIH = 12 V,VCC = 5 V,Other input at 0 V0.410.41mA
VIH = 12 V,VCC = 0,Other input at 0 V0.510.51mA
VIH = –7 V,VCC = 5 V,Other input at 0 V–0.4–0.8–0.4–0.8mA
VIH = –7 V,VCC = 0,Other input at 0 V–0.3–0.8–0.3–0.8mA
A, BSR, DE/RE, and CRE, VIH = 2 V–100–100µA
CDE0, CDE1, and CDE2,
A, BSR, DE/RE, and CRE, VIL = 0.8 V–100–100µA
CDE1, CDE1, and CDE2,VIL = 0.8 V100100µA
nB+ or nB–±260±260mA
ASee IIH and I
nB+ or nB–
Disabled1010mA
All drivers enabled, no load
All receivers enabled, no load4545mA
Receiver4040pF
Driver100100pF
VT = 5 V,
See Figure 1
VT = 5 V,
VT = 5 V,
See Figure 1
VT = 5 V,
VID = 200 mV,
See Figure 3
VID = –200 mV,
See Figure 3
VIH = 2V100100µA
0.70.8V
0.7–1.4–1–1.4V
–0.8–1.4–0.8–1.4V
44.544.5V
0.60.80.60.8V
IL
See I
I
6060mA
CC
11.4V
See IIH and I
See I
IL
I
8
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN75976A, SN55976A
PARAMETER
TEST CONDITIONS
UNIT
t
gy,
PHLPLH
t
,
dd
See Figures 5 and 6
PARAMETER
TEST CONDITIONS
UNIT
t
gy,
PHLPLH
t
,
dd
See Figures 5 and 6
9-CHANNEL DIFFERENTIAL TRANSCEIVER
SLLS218B – MAY 1995 – REVISED MAY 1997
driver switching characteristics over recommended operating conditions (unless otherwise
noted)
SN75976A
MINTYP†MAX
2.513.5ns
’976A1
pd
sk(lim)
t
sk(p)
t
f
t
r
t
en
t
dis
t
PHZ
t
PLZ
t
PZH
t
PZL
†
All typical values are at VCC = 5 V, TA = 25°C.
NOTE 5: This parameter is applicable at one VCC and operating temperature within the recommended operating conditions and to any two
Propagation delay time, t
(see Figures 1 and 2)
Skew limit, maximum tp – minimum tp
(see Note 5)
Pulse skew, |t
Fall timeS1 to B,See Figure 24ns
Rise timeSee Figure 28ns
Enable time, control inputs to active output50ns
Disable time, control inputs to high-impedance output100ns
Propagation delay time, high-level to high-impedance output17100ns
Propagation delay time, low-level to high-impedance output
Propagation delay time, high-impedance to high-level output
Propagation delay time, high-impedance to low-level output1750ns
driver switching characteristics over recommended operating conditions (unless otherwise
noted)
SN55976A
MINTYP†MAX
pd
sk(lim)
t
sk(p)
t
f
t
r
t
en
t
dis
t
PHZ
t
PLZ
t
PZH
t
PZL
†
All typical values are at VCC = 5 V, TA = 25°C.
NOTE 5. This parameter is applicable at one VCC and operating temperature within the recommended operating conditions and to any two
Propagation delay time, t
(see Figures 1 and 2)
Skew limit, maximum tp – minimum tp
(see Note 5)
Pulse skew, |t
Fall timeS1 to B,See Figure 24ns
Rise timeSee Figure 28ns
Enable time, control inputs to active output60ns
Disable time, control inputs to high-impedance output140ns
Propagation delay time, high-level to high-impedance output120ns
Propagation delay time, low-level to high-impedance output
Propagation delay time, high-impedance to high-level output
Propagation delay time, high-impedance to low-level output60ns
receiver switching characteristics over recommended operating conditions (unless otherwise
noted)
SN75976A
MINTYP†MAX
’976A17.516.5ns
pd
sk(lim)
t
sk(p)
t
t
t
en
t
dis
t
PHZ
t
PLZ
t
PZH
t
PZL
†
All typical values are at VCC = 5 V, TA = 25°C.
NOTE 5. This parameter is applicable at one VCC and operating temperature within the recommended operating conditions and to any two
Propagation delay time, t
(see Figures 3 and 4)
Skew limit, maximum tp – minimum tp
(see Note 5)
Pulse skew, |t
Transition time (tr or tf)See Figure 42ns
Enable time, control inputs to active output50ns
Disable time, control inputs to high-impedance output60ns
Propagation delay time, high-level to high-impedance output60ns
Propagation delay time, low-level to high-impedance output
Propagation delay time, high-impedance to high-level output
Propagation delay time, high-impedance to low-level output50ns
receiver switching characteristics over recommended operating conditions (unless otherwise
noted)
SN55976A
MINTYP†MAX
pd
sk(lim)
t
sk(p)
t
t
t
en
t
dis
t
PHZ
t
PLZ
t
PZH
t
PZL
†
All typical values are at VCC = 5 V, TA = 25°C.
NOTE 5. This parameter is applicable at one VCC and operating temperature within the recommended operating conditions and to any two
Propagation delay time, t
(see Figures 3 and 4)
Skew limit, maximum tp – minimum tp
(see Note 5)
Pulse skew, |t
Transition time (tr or tf)See Figure 42ns
Enable time, control inputs to active output70ns
Disable time, control inputs to high-impedance output80ns
Propagation delay time, high-level to high-impedance output80ns
Propagation delay time, low-level to high-impedance output
Propagation delay time, high-impedance to high-level output
Propagation delay time, high-impedance to low-level output70ns
For the SN75976A only, all nine drivers are enabled, similarly loaded, and switching.
A
V
I
are at 2 V, BSR is at 0.8 V and, for the SN75976A only , all others are open.
O
V
OD
V
I
O
B–
V
†
O
15 pF
75 Ω
O
15 pF
S1
165 Ω
375 Ω
S2
Figure 1. Driver Test Circuit, Currents, and Voltages
Output, V
Input
OD
t
PLH
1.5 V1.5 V
90%90%
0V
10%
t
r
t
PHL
0V
10%
t
f
‡
3 V
0 V
V
OD(H)
V
OD(L)
165 Ω
375 Ω
S1 to A or B
Figure 2. Driver Delay and Transition Time Test Waveforms
V
ID
Input B+
†
I
O
Output
V
O
CL = 15 pF
‡
Generator
(see Note A)
Generator
(see Note A)
†
CDE0, CDE1, CDE2, BSR, CRE, and DE/RE at 0.8 V
‡
For the SN75976A only, all nine receivers are enabled and switching.
50 Ω
Input B–
50 Ω
Figure 3. Receiver Propagation Delay and Transition Time Test Circuit
NOTES: A. All input pulses are supplied by a generator having the following characteristics: tr ≤ 6 ns, tf ≤ 6 ns, PRR ≤ 1 MHz, duty cycle = 50%,
ZO = 50 Ω.
B. All resistances are in Ω and ± 5%, unless otherwise indicated.
C. All capacitances are in pF and ± 10%, unless otherwise indicated.
D. All indicated voltages are ± 10 mV.
Figure 4. Receiver Delay and Transition Time Waveforms
4.5 V
AB
S1
165 Ω
375 Ω
S2
†
A
See Table 1
B+
B–
50 pF
V
OD
75 Ω
50 pF
3 V
0 V
V
OH
V
OL
165 Ω
375 Ω
†
Includes probe and jig capacitance in two places.
Figure 5. Driver Enable and Disable Time Test Circuit
Table 1. Enabling For Driver Enable And Disable Time
DRIVERBSRCDE0CDE1CDE2CRE
1 – 8HHLLX
9LHHHH
Input, DE/RE
Output, V
Output, V
OD
OD
1.5 V1.5 V
t
PZH
0 V
t
PZL
0 V
0 V
t
0 V
t
PHZ
PLZ
3 V
0 V
V
OD(H)
∼ –1 V
∼ 1 V
V
OD(L)
A at 3V
S1 to B
A at 0V
S1 to A
Figure 6. Driver Enable Time Waveforms
NOTES: A. All input pulses are supplied by a generator having the following characteristics: tr ≤ 6 ns, tf ≤ 6 ns, PRR ≤ 1 MHz, duty cycle = 50%,
ZO = 50 Ω.
B. All resistances are in Ω and ± 5%, unless otherwise indicated.
C. All capacitances are in pF and ± 10%, unless otherwise indicated.
D. All indicated voltages are ± 10 mV.
12
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
9-CHANNEL DIFFERENTIAL TRANSCEIVER
SLLS218B – MAY 1995 – REVISED MAY 1997
PARAMETER MEASUREMENT INFORMATION
V
T
SN75976A, SN55976A
0 V or 3 V
Input
3 V or 0 V
†
CDE0 is high, CDE1, CDE2, BSR, and CRE
the SN75976A only, all others are open.
‡
Includes probe and jig capacitance.
B+
DE/RE
B–
†
620 Ω
A
Output
‡
40 pF
are low and, for
Figure 7. Receiver Enable and Disable Time Test Circuit
Input
Output
V
OD
1.4 V1.4 V
t
PLZ
1.4 V1.4 V
Indeterminate
t
PZL
3 V
0 V
B+ at 0 V
B– at 3 V
VT = V
CC
Output
V
OD
t
PHZ
1.4 V1.4 V
Indeterminate
t
PZH
B+ at 3 V
B– at 0 V
VT = 0
Figure 8. Receiver Enable and Disable Time Waveforms
NOTES: A. All input pulses are supplied by a generator having the following characteristics: tr ≤ 6 ns, tf ≤ 6 ns, PRR ≤ 1 MHz, duty cycle = 50%,
ZO = 50 Ω.
B. All resistances are in Ω and ± 5%, unless otherwise indicated.
C. All capacitances are in pF and ± 10%, unless otherwise indicated.
D. All indicated voltages are ± 10 mV.
SIGNALTERMINALSCSI DATASCSI CONTROLIPI DATAIPI CONTROL
CDE054DIFFSENSEDIFFSENSEV
CDE155GNDGNDXMTA, XMTBGND
CDE256GNDGNDXMTA, XMTBSLAVE/MASTER
BSR2GNDGNDGND, BSRGND
CRE3GNDGNDGNDV
1A4DB0, DB8ATNAD7, BD7NOT USED
1DE/RE5DBE0, DBE8INIT ENGNDGND
2A6DB1, DB9BSYAD6, BD6NOT USED
2DE/RE7DBE1, DBE9BSY ENGNDGND
3A8DB2, DB10ACKAD5, BD5SYNC IN
3DE/RE9DBE2, DBE10INIT ENGNDGND
4A10DB3, DB11RSTAD4, BD4SLAVE IN
4DE/RE11DBE3, DBE11GNDGNDGND
5A19DB4, DB12MSGAD3, BD3NOT USED
5DE/RE20DBE4, DBE12TARG ENGNDGND
6A21DB5, DB13SELAD2, BD2SYNC OUT
6DE/RE22DBE5, DBE13SEL ENGNDGND
7A23DB6, DB14C/DAD1, BD1MASTER OUT
7DE/RE24DBE6, DBE14TARG ENGNDGND
8A25DB7, DB15REQAD0, BD0SELECT OUT
8DE/RE26DBE7, DBE15TARG ENGNDGND
9A27DBP0, DBP1I/OAP, BPATTENTION IN
9DE/RE28DBPE0, DBPE1TARG ENXMT A, XMTBV
ABBREVIATIONS:
DBn = data bit n, where n = (0,1, . . . ,15)
DBEn = data bit n enable, where n = (0,1, . . . ,15)
DBP0 = parity bit for data bits 0 through 7 or IPI bus A
DBPE0 = parity bit enable for P0
DBP1 = parity bit for data bits 8 through 15 or IPI bus B
DBPE1 = parity bit enable for P1
ADn or BDn = IPI Bus A – Bit n (ADn) or Bus B – Bit n (BDn), where n = (0,1, ...,7)
AP or BP = IPI parity bit for bus A or bus B
XMTA or XMTB = transmit enable for IPI bus A or B
BSR = bit significant response
INIT EN = common enable for SCSI initiator mode
TARG EN = common enable for SCSI target mode
NOTE A: Signal inputs are shown as active high. When only active-low inputs are available, logic inversion
is accomplished by reversing the B+ and B– connector terminal assignments.
H = high level, L = low level, X = irrelevant, Z = high impedance (off)
†
An H in this column represents a voltage of 200 mV or higher than the other bus input. An L represents a voltage of 200 mV or lower than the
other bus input. Any voltage less than 200 mV results in an indeterminate receiver output.
OUTPUTS
B+B–
Z
H
Z
L
DE/RE
A
INPUTSOUTPUTS
DE/REAB+
L
L
H
L
L
H
H
H
Z
H
L
H
B+
B–
B–
Z
L
H
L
18
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
9-CHANNEL DIFFERENTIAL TRANSCEIVER
APPLICATION INFORMATION
SN75976A, SN55976A
SLLS218B – MAY 1995 – REVISED MAY 1997
V
CC
†
620 Ω
I/O
EN
V
CC
620 Ω
I
O
(c) WIRED-OR DRIVER AND ACTIVE-HIGH INPUT
nA
nDE/RE
(a) ACTIVE-HIGH BIDIRECTIONAL I/O
WITH SEPARATE ENABLE
V
CC
†
nDE/RE
620 Ω
nA
†
SCSI
Connector
nB+
nB–
nB+
nB–
+
–
SCSI
Connector
V
CC
†
620 Ω
I
/O
EN
+
–
I
‡
O
EN
(d) SEPARATE ACTIVE-HIGH INPUT, OUTPUT,
nA
nDE/RE
(b) ACTIVE-LOW BIDIRECTIONAL I/O
WITH SEPARATE ENABLE
V
CC
†
620 Ω
nA
nDE/RE
AND ENABLE
SCSI
Connector
nB+
nB–
SCSI
Connector
nB+
nB–
–
+
+
–
V
CC
†
620 Ω
I
‡
O
EN
†
When 0 is open drain
‡
Must be open-drain or 3-state output
NOTE A: The BSR, CRE
nA
nDE/RE
(e) SEPARATE ACTIVE-LOW INPUT AND
OUTPUT AND ACTIVE-HIGH ENABLE
, A, and DE/RE inputs have internal pullup resistors. CDE0, CDE1, and CDE2 have internal pulldown resistors.
channel logic configurations with control input logic
The following logic diagrams show the positive-logic representation for all combinations of control inputs. The
control inputs are from MSB to LSB; the BSR, CDE0, CDE1, CDE2, and CRE
diagrams. Channel 1 is at the top of the logic diagrams; channel 9 is at the bottom of the logic diagrams.
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
0.008 (0,20) MIN
Seating Plane
0.004 (0,10)
4040048/B 02/95
26
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
SN75976A, SN55976A
9-CHANNEL DIFFERENTIAL TRANSCEIVER
SLLS218B – MAY 1995 – REVISED MAY 1997
MECHANICAL INFORMATION
WD (R-GDFP-F**) CERAMIC DUAL FLATPACK
48 PIN SHOWN
0.120 (3,05)
0.075 (1,91)
0.005 (0,13) NOM
1.200 (30,50)
0.950 (24,13)
0.390 (9,91)
0.370 (9,40)
NO. OF
PINS**
48
56
481
MIN
0.6300.730
(16,00)
0.610
(15,49)
A
MAX
(18,54)
0.710
(18,03)
0.025 (0,635)
A
2425
NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for pin identification only
E. Falls within MIL-STD-1835: GDFP1-F48 and JEDEC MO-146AA
GDFP1-F56 and JEDEC MO-146AB
0.010 (0,25) TYP
4040176/C 04/96
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
27
IMPORTANT NOTICE
T exas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor
product or service without notice, and advises its customers to obtain the latest version of relevant information
to verify, before placing orders, that the information being relied on is current and complete.
TI warrants performance of its semiconductor products and related software to the specifications applicable at
the time of sale in accordance with TI’s standard warranty. Testing and other quality control techniques are
utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each
device is not necessarily performed, except those mandated by government requirements.
Certain applications using semiconductor products may involve potential risks of death, personal injury, or
severe property or environmental damage (“Critical Applications”).
TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED
TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER
CRITICAL APPLICATIONS.
Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI
products in such applications requires the written approval of an appropriate TI officer . Questions concerning
potential risk applications should be directed to TI through a local SC sales office.
In order to minimize risks associated with the customer’s applications, adequate design and operating
safeguards should be provided by the customer to minimize inherent or procedural hazards.
TI assumes no liability for applications assistance, customer product design, software performance, or
infringement of patents or services described herein. Nor does TI warrant or represent that any license, either
express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property
right of TI covering or relating to any combination, machine, or process in which such semiconductor products
or services might be or are used.
Copyright 1998, Texas Instruments Incorporated
Loading...
+ hidden pages
You need points to download manuals.
1 point = 1 manual.
You can buy points or you can get point for every manual you upload.