•For tool-related support: Simulation, hardware & system design tools forum
•For specific model or product support: post to that product’s forum
– i.e. For amplifier support, post to the Amplifiers forum
Note: these forums are all supported by TI applications engineers who are
graded on responsiveness and quality of support. You should get an initial reply in
24h.
28
SPICE tips – analysis parameters
Effect
Relaxes multiple parameters if
needed to enable convergence
Sets the absolute
nodal currents between DC
iterations
Sets the relative tolerance of the
nodal voltages
iteration compared to the first
Adds
every p
Adds capacitance from every
node to ground
Option Default Relaxed
AutoConverge Off On
ABSTOL 1e-12 1e-10
RELTOL 1e-3 3e-3
GMIN 1e-12 1e-10
CSHUNT 0 1e-15
tolerance of
at each DC
conductance parallel to
-n junction
29
SPICE tips – DC path to GND
MIDMID
MIDMID
IN-_ESD+
IN+_ESD+
IN+_ESD-
IN-_ESD-
R34 250
R35 250
R52 1G
R53 1G
C_CM+ 4e-12
C_CM- 4e-12
C_DIFF 4e-12
IN+
IN-
•Ensure DC path to ground at every node
– Can force a path with large resistors (1T, etc.) that don’t affect electrical performance
– Try to use the smallest value possible
30
MID
SW_OL
OL_SENSE
COM
SW+OLN
OLP
OL_SENSE
R31 1
R32 100
C12 10e-12
-
+
I
H3
-
+
I
H2
OLN
OLP
OL_SENSE
SPICE tips – linear circuits
•Design functional blocks with as linear behavior as possible
– Sharp transitions or discontinuities cause issues with convergence checks
– Use R-C filter networks to reduce bandwidth of subcircuits for smooth transitions
– Use voltage inputs and current outputs wherever possible
Voltage inputs Current output
R-C filter slows edges of
subcircuit output
Resistor converts current to
voltage and provides DC
path to GND
31
SPICE tips – bounded matrix
MID
VCCS_LIM
VC+
VC-IOUT+
IOUT-
VCCS_LIM_1
R44 1e6
Out
•Keep matrix equations as tightly bounded as possible
– Place limits on gain and buffer stages
– Use only as much gain as required
– Scale resistances to keep node voltages and currents in similar ranges
32
SPICE tips – simplified components
V_B
V_B
-+-
+
VCVS 2 1
+
V_B+ 5
-
+
-
+
VCVS1 1
+
V_B- 5
V_AV_B-V_B+
D1D2
V_B
V_B
-+-
+
VCVS 2 1
+
V_B+ 5
-
+
-
+
VCVS1 1
+
V_B- 5
V_AV_B-V_B+
-
+
®
SW- 0
-
+
®
SW+ 0
•Replace complex components with simple approximations if exact component
modeling isn’t necessary
TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE
DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS”
AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY
IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD
PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate
TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable
standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you
permission to use these resources only for development of an application that uses the TI products described in the resource. Other
reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third
party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims,
damages, costs, losses, and liabilities arising out of your use of these resources.
TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on
ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable
warranties or warranty disclaimers for TI products.