Texas Instruments CD74ACT280M96, CD74ACT280M, CD74ACT280E, CD74AC280M96, CD74AC280M Datasheet

CD74AC280,

Data sheet acquired from Harris Semiconductor
SCHS250

August 1998

Features

• Buffered Inputs

• Typical Propagation Delay

- 10ns at V

= 5V, TA = 25oC, CL = 50pF

CC

• Exceeds 2kV ESD Protection MIL-STD-883, Method
3015

• SCR-Latchup-Resistant CMOS Process and Circuit
Design

• Speed of Bipolar FAST™/AS/S with Significantly
Reduced Power Consumption

• Balanced Propagation Delays

• AC Types Feature 1.5V to 5.5V Operation and
Balanced Noise Immunity at 30% of the Supply

• ±24mA Output Drive Current

- Fanout to 15 FAST™ ICs

- Drives 50Ω Transmission Lines

Pinout

CD74AC280, CD74ACT280

(PDIP, SOIC)

TOP VIEW

I6

NC

∑E
∑O

GND

1
2

I7

3
4

I8

5
6
7

14

V

CC

I5

13
12

I4

11

I3

10

I2

9

I1

8

I0

CD74ACT280

9-Bit Odd/Even Parity Generator/Checker

Description

The CD74AC280 and CD74ACT280 9-bit odd/even parity
generator/checkers that utilize the Harris Advanced CMOS
Logic technology. Bothe even and odd parity outputs are
available for checking or generating parity for words up to
nine bits long. Even parity is indicated (∑Eoutput is HIGH)
when an even number of data inputs is HIGH. Odd parity is
indicated (∑O output is HIGH) when an odd number of data
inputs is HIGH. Parity checking for words larger than nine
bits can be accomplished by tying the ∑E output to any input
of an additional AC/ACT280 parity checker.

Ordering Information

PART

NUMBER

CD74AC280E 0 to 70oC, -40 to 85,

CD74ACT280E 0 to 70oC, -40 to 85,

CD74AC280M 0 to 70oC, -40 to 85,

CD74ACT280M 0 to 70oC, -40 to 85,

NOTES:

1. Whenordering, use the entire part number. Add the suffix 96 to
obtain the variant in the tape and reel.

2. Wafer and die for this part number is availablewhich meets all elec­trical specifications. Please contact your local sales office or Harris
customer service for ordering information.

Functional Diagram

I0

I1

I2

I3

I4

I5

I6

I7
I8

TEMP.

RANGE (oC) PACKAGE

14 Ld PDIP E14.3

-55 to 125
14 Ld PDIP E14.3

-55 to 125
14 Ld SOIC M14.15

-55 to 125
14 Ld SOIC M14.15

-55 to 125

8

9

10

11

12

13

1

2
4

5

6

GND = 7
V
NC = 3

CC

PKG.

NO.

∑ EVEN

∑ ODD

= 14

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
FAST™ is a Trademark of Fairchild Semiconductor.

Copyright

© Harris Corporation 1998

1

File Number 1957.1

CD74AC280, CD74ACT280

Absolute Maximum Ratings Thermal Information

DC Supply Voltage, VCC. . . . . . . . . . . . . . . . . . . . . . . . -0.5V to 6V

DC Input Diode Current, I

IK

For VI < -0.5V or VI > VCC + 0.5V. . . . . . . . . . . . . . . . . . . . . .±20mA

DC Output Diode Current, I

OK

For VO < -0.5V or VO > VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±50mA

DC Output Source or Sink Current per Output Pin, I

O

For VO > -0.5V or VO < VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±50mA

DC VCC or Ground Current, I

CC orIGND

(Note 3) . . . . . . . . .±100mA

Operating Conditions

Temperature Range, TA . . . . . . . . . . . . . . . . . . . . . . -55oC to 125oC

Supply Voltage Range, VCC (Note 4)

AC Types. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1.5V to 5.5V

ACT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V

DC Input or Output Voltage, VI, VO . . . . . . . . . . . . . . . . . 0V to V

Input Rise and Fall Slew Rate, dt/dv

AC Types, 1.5V to 3V . . . . . . . . . . . . . . . . . . . . . . . . . 50ns (Max)

AC Types, 3.6V to 5.5V. . . . . . . . . . . . . . . . . . . . . . . . 20ns (Max)

ACT Types, 4.5V to 5.5V. . . . . . . . . . . . . . . . . . . . . . . 10ns (Max)

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

3. For up to 4 outputs per device, add±25mA for each additional output.

4. Unless otherwise specified, all voltages are referenced to ground.

5. θJA is measured with the component mounted on an evaluation PC board in free air.

Thermal Resistance (Typical, Note 5) θJA (oC/W)

PDIP Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . ___

SOIC Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . ___

Maximum Junction Temperature (Plastic Package) . . . . . . . . . . 150oC

Maximum Storage Temperature Range . . . . . . . . . .-65oC to 150oC

Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300oC

CC

DC Electrical Specifications

PARAMETER SYMBOL

AC TYPES

High Level Input Voltage V

Low Level Input Voltage V

High Level Output Voltage V

IH

IL

OH

TEST

CONDITIONS

(V) IO(mA) MIN MAX MIN MAX MIN MAX

I

V

CC

(V)

25

o

C

-40oC TO
85oC

-55oC TO
125oC

- - 1.5 1.2 - 1.2 - 1.2 - V
3 2.1 - 2.1 - 2.1 - V

5.5 3.85 - 3.85 - 3.85 - V

- - 1.5 - 0.3 - 0.3 - 0.3 V
3 - 0.9 - 0.9 - 0.9 V

5.5 - 1.65 - 1.65 - 1.65 V

VIH or V

-0.05 1.5 1.4 - 1.4 - 1.4 - V

IL

-0.05 3 2.9 - 2.9 - 2.9 - V

-0.05 4.5 4.4 - 4.4 - 4.4 - V

-4 3 2.58 - 2.48 - 2.4 - V

-24 4.5 3.94 - 3.8 - 3.7 - V

-75

5.5 - - 3.85 - - - V

(Note 6, 7)

-50

5.5----3.85 - V

(Note 6, 7)

UNITSV

2