TEXAS INSTRUMENTS CD54AC273 Technical data

查询CD54AC273供应商

CD54AC273, CD74AC273

Data sheet acquired from Harris Semiconductor
SCHS249A

CD54ACT273, CD74ACT273

August 1998 - Revised April 2000

Features

• Buffered Inputs

• Typical Propagation Delay

- 6.5ns at V

= 5V, TA = 25oC, CL = 50pF

CC

• Exceeds 2kV ESD Protection MIL-STD-883, Method
3015

• SCR-Latchup-Resistant CMOS Process and Circuit
Design

• Speed of Bipolar FAST™/AS/S with Significantly
Reduced Power Consumption

• Balanced Propagation Delays

• AC Types Feature 1.5V to 5.5V Operation and
Balanced Noise Immunity at 30% of the Supply

• ±24mA Output Drive Current

- Fanout to 15 FAST™ ICs

- Drives 50Ω Transmission Lines

Pinout

CD54AC273, CD54ACT273

(CDIP)

CD74AC273, CD74ACT273

(PDIP, SOIC)

TOP VIEW

Octal D Flip-Flop with Reset

Description

The ’AC273 and ’ACT273 devices are octal D-type flip-flops
with reset that utilize advanced CMOS logic technology.
Information at the D input is transferred to the Q output on
the positive-going edge of the clock pulse. All eight flip-flops
are controlled by a common clock (CP) and a common reset
(

MR). Resetting is accomplished by a low voltage level

independent of the clock.

Ordering Information

PART

NUMBER

CD74AC273E -40oC to 85oC 20 Ld PDIP
CD54AC273F3A -55oC to 125oC 20 Ld CDIP
CD74ACT273E -40oC to 85oC 20 Ld PDIP
CD54ACT273F3A -55oC to 125oC 20 Ld CDIP
CD74AC273M -40oC to 85oC 20 Ld SOIC
CD74ACT273M -40oC to 85oC 20 Ld SOIC

NOTES:

1. When ordering, use the entirepartnumber. Add the suffix 96 to
obtain the variant in the tape and reel.

2. Waferand die for this part number is available which meets all
electrical specifications. Please contact your local sales office for
ordering information.

TEMPERATURE

RANGE PACKAGE

1

MR

Q0

2

D0

3

D1

4

Q1

5

Q2

6

D2

7
8

D3

9

Q3

GND

10

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
FAST™ is a Trademark of Fairchild Semiconductor.

Copyright

© 2000, Texas Instruments Incorporated

V

20

CC

Q7

19

D7

18

D6

17

Q6

16

Q5

15

D5

14

D4

13
12

Q4

11

CP

1

CD54AC273, CD74AC273, CD54ACT273, CD74ACT273

Functional Diagram

CLOCK

CP

DAT A

INPUTS

RESET MR

D0
D1
D2
D3
D4
D5
D6
D7

Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7

DAT A
OUTPUTS

TRUTH TABLE

INPUTS OUTPUTS

RESET

(MR)

CLOCK

CP

DATA

Dn Qn

LXXL
H ↑ HH
H ↑ LL
HLXQ0

H = High level (steady state), L = Low level (steady state), X = Irrel­evant, ↑ = Transition from Low to High level, Q0 = The level of Q
before the indicated steady-state input conditions were estab­lished.

2

CD54AC273, CD74AC273, CD54ACT273, CD74ACT273

Absolute Maximum Ratings Thermal Information

DC Supply Voltage, VCC. . . . . . . . . . . . . . . . . . . . . . . . -0.5V to 6V

DC Input Diode Current, I

IK

For VI < -0.5V or VI > VCC + 0.5V. . . . . . . . . . . . . . . . . . . . . .±20mA

DC Output Diode Current, I

OK

For VO < -0.5V or VO > VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±50mA

DC Output Source or Sink Current per Output Pin, I

O

For VO > -0.5V or VO < VCC + 0.5V . . . . . . . . . . . . . . . . . . . .±50mA

DC VCC or Ground Current, I

CC orIGND

(Note 3) . . . . . . . . .±100mA

Operating Conditions

Temperature Range, T

CD54AC273, CD54ACT273 . . . . . . . . . . . . . . . . .-55oC to 125oC

CD74AC273, CD74ACT273 . . . . . . . . . . . . . . . . . .-40oC to 85oC

Supply Voltage Range, VCC (Note 4)

AC Types. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1.5V to 5.5V

ACT Types . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5V to 5.5V

DC Input or Output Voltage, VI, VO . . . . . . . . . . . . . . . . . 0V to V

Input Rise and Fall Slew Rate, dt/dv

AC Types, 1.5V to 3V . . . . . . . . . . . . . . . . . . . . . . . . . 50ns (Max)

AC Types, 3.6V to 5.5V. . . . . . . . . . . . . . . . . . . . . . . . 20ns (Max)

ACT Types, 4.5V to 5.5V. . . . . . . . . . . . . . . . . . . . . . . 10ns (Max)

CAUTION: Stresses above those listed in “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress only rating and operation
of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

3. For up to 4 outputs per device, add ±25mA for each additional output.

4. Unless otherwise specified, all voltages are referenced to ground.

5. The package thermal impedance is calculated in accordance with JESD 51.

A

Thermal Resistance, θJA(Typical, Note 5)

E Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .69oC/W

M Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .58oC/W

Maximum Junction Temperature (Plastic Package) . . . . . . . . . . 150oC

Maximum Storage Temperature Range . . . . . . . . . .-65oC to 150oC

Maximum Lead Temperature (Soldering 10s) . . . . . . . . . . . . . 300oC

CC

DC Electrical Specifications

PARAMETER SYMBOL

AC TYPES

High Level Input Voltage V

Low Level Input Voltage V

High Level Output Voltage V

IH

IL

OH

TEST

CONDITIONS

(V) IO(mA) MIN MAX MIN MAX MIN MAX

I

V

CC

(V)

25

o

C

-40oC TO
85oC

-55oC TO
125oC

- - 1.5 1.2 - 1.2 - 1.2 - V
3 2.1 - 2.1 - 2.1 - V

5.5 3.85 - 3.85 - 3.85 - V

- - 1.5 - 0.3 - 0.3 - 0.3 V
3 - 0.9 - 0.9 - 0.9 V

5.5 - 1.65 - 1.65 - 1.65 V

VIH or V

-0.05 1.5 1.4 - 1.4 - 1.4 - V

IL

-0.05 3 2.9 - 2.9 - 2.9 - V

-0.05 4.5 4.4 - 4.4 - 4.4 - V

-4 3 2.58 - 2.48 - 2.4 - V

-24 4.5 3.94 - 3.8 - 3.7 - V

-75

5.5 - - 3.85 - - - V

(Note 6, 7)

-50

5.5----3.85 - V

(Note 6, 7)

UNITSV

3