SUPER MICRO Computer X7DA3, MBDX7DA3O User Manual

®

SUPER

X7DA3+

USER’S MANUAL

Revision 1.0a

The information in this User’s Manual has been carefully reviewed and is believed to be accurate.
The vendor assumes no responsibility for any inaccuracies that may be contained in this document,
makes no commitment to update or to keep current the information in this manual, or to notify any
person or organization of the updates. Please Note: For the most up-to-date version of this

manual, please see our web site at www.supermicro.com.

Super Micro Computer, Inc. ("Supermicro") reserves the right to make changes to the product
described in this manual at any time and without notice. This product, including software, if any,
and documentation may not, in whole or in part, be copied, photocopied, reproduced, translated or
reduced to any medium or machine without prior written consent.

IN NO EVENT WILL SUPERMICRO BE LIABLE FOR DIRECT, INDIRECT, SPECIAL, INCIDENTAL,
SPECULATIVE OR CONSEQUENTIAL DAMAGES ARISING FROM THE USE OR INABILITY TO
USE THIS PRODUCT OR DOCUMENTATION, EVEN IF ADVISED OF THE POSSIBILITY OF
SUCH DAMAGES. IN PARTICULAR, SUPERMICRO SHALL NOT HAVE LIABILITY FOR ANY
HARDWARE, SOFTWARE, OR DATA STORED OR USED WITH THE PRODUCT, INCLUDING THE
COSTS OF REPAIRING, REPLACING, INTEGRATING, INSTALLING OR RECOVERING SUCH
HARDWARE, SOFTWARE, OR DATA.

Any disputes arising between manufacturer and customer shall be governed by the laws of Santa
Clara County in the State of California, USA. The State of California, County of Santa Clara shall
be the exclusive venue for the resolution of any such disputes. Supermicro's total liability for all
claims will not exceed the price paid for the hardware product.

FCC Statement: This equipment has been tested and found to comply with the limits for a Class B
digital device pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable
protection against harmful interference in a residential installation. This equipment generates,
uses, and can radiate radio frequency energy and, if not installed and used in accordance with the
manufacturer’s instruction manual, may cause interference with radio communications. However,
there is no guarantee that interference will not occur in a particular installation. If this equipment
does cause harmful interference to radio or television reception, which can be determined by turning
the equipment off and on, you are encouraged to try to correct the interference by one or more
of the following measures: Reorient or relocate the receiving antenna. Increase the separation
between the equipment and the receiver. Connect the equipment into an outlet on a circuit different
from that to which the receiver is connected. Consult the dealer or an experienced radio/television
technician for help.
California Best Management Practices Regulations for Perchlorate Materials: This Perchlorate
warning applies only to products containing CR (Manganese Dioxide) Lithium coin cells. “Perchlorate
Material-special handling may apply. See www.dtsc.ca.gov/hazardouswaste/perchlorate”

WARNING: Handling of lead solder materials used
in this product may expose you to lead, a chemical
known to the State of California to cause birth defects
and other reproductive harm.

Manual Revision: Rev. 1.0a

Release Date: April 4, 2008

Unless you request and receive written permission from Super Micro Computer, Inc., you may not
copy any part of this document.

Information in this document is subject to change without notice. Other products and companies
referred to herein are trademarks or registered trademarks of their respective companies or mark
holders.

Copyright © 2008 by Super Micro Computer, Inc.
All rights reserved.

Printed in the United States of America

Preface

About This Manual

This manual is written for system integrators, PC technicians and knowledge-

able PC users. It provides information for the installation and use of the

X7DA3+ motherboard. The

Dual-Core processors with a front side bus speed of 1.333 GHz/1.066 GHz/667

MHz. With two 64-bit Quad-Core and Dual-Core processors built-in, the X7DA3+

offers substantial functionality enhancements to the motherboards based on the

Intel Quad-Core/Dual-Core architecture while remaining compatible with the IA-32

software. The features include the Intel Virtualization Technology, Hyper Pipelined

Technology, Execution Trace Cache, Thermal Monitor 1/2 (TM1/TM2), Enhanced

Intel SpeedStep technology, Advanced Dynamic Execution, Advanced Transfer

Cache, Streaming SIMD Extensions 3 (SSE3) and Extended Memory 64 Technol-

ogy (EM64T). These features allow the motherboard to operate at much higher

speeds with better power management in much safer thermal environments than the

traditional motherboards. The X7DA3+ is ideal for high performance quad processor

or dual processor workstation and enterprise server environments. Refer to our web

site (http://www.supermicro.com/products/) for updates on supported processors.

This product is intended to be professionally installed.

X7DA3+ supports dual Intel Quad-Core and

Preface

Manual Organization

Chapter 1 describes the features, specifi cations and performance of the mother-

board and provides detailed information about the chipset.

Chapter 2 provides hardware installation instructions. Read this chapter when

installing the processor, memory modules and other hardware components into

the system. If you encounter any problems, see Chapter 3, which describes

troubleshooting procedures for the video, the memory and the system setup stored

in CMOS.

Chapter 4 includes an introduction to BIOS and provides detailed information on

running the CMOS Setup utility.

Appendix A and Appendix B provide BIOS POST Messages and POST Codes.

Appendix C, Appendix D and Appendix E list HostRAID, Windows OS and Other

Software Program Installation Instructions.

Conventions Used in the Manual

Special attention should be given to the following symbols for proper installation and
to prevent damage done to the components or injury to yourself:

Danger/Caution: Instructions to be strictly followed to prevent

catastrophic system failure or to avoid bodily injury.

Warning: Important information given to ensure proper system installation

or to prevent damage to the components.

Note: Additional Information given to differentiate various models or to ensure cor-

rect system setup.

iii

X7DA3+ User's Manual

Table of Contents

Preface

About This Manual ...................................................................................................... iii

Manual Organization ................................................................................................... iii

Conventions Used in the Manual .................................................................................. iii

Chapter 1: Introduction

1-1 Overview ......................................................................................................... 1-1

Checklist ................................................................................................... 1-1

Contacting Supermicro ............................................................................. 1-2

X7DA3+ Image ........................................................................... 1-3

X7DA3+ Layout .......................................................................... 1-4

Quick Reference ...................................................................................... 1-5

Motherboard Features ................................................................................ 1-6

Intel 5000X (Greencreek) Chipset: System Block Diagram .................... 1-8

1-2 Chipset Overview ........................................................................................... 1-9

1--3 Special Features ........................................................................................... 1-10

1-4 PC Health Monitoring .................................................................................... 1-10

1-5 ACPI Features .............................................................................................. 1-11

1-6 Power Supply ............................................................................................... 1-12

1-7 Super I/O ........................................................................................................ 1-12

Chapter 2: Installation

2-1 Static-Sensitive Devices ................................................................................. 2-1

Precautions ................................................................................................ 2-1

Unpacking ................................................................................................ 2-1

2-2 Motherboard Installation ................................................................................. 2-1

2-3 Processor and Heatsink Installation ............................................................... 2-2

2-4 Installing DIMMs ............................................................................................. 2-6

2-5 Control Panel Connectors and IO Ports ......................................................... 2-8

A. Back Panel Connectors/IO Ports .............................................................. 2-8

B. Front Control Panel ................................................................................... 2-9

C. Front Control Panel Pin Defi nitions ........................................................ 2-10

NMI Button ............................................................................................. 2-10

Power LED ............................................................................................. 2-10

HDD LED .............................................................................................. 2-11

NIC1/NIC2 LED Indicators ..................................................................... 2-11

Overheat/Fan Fail LED ......................................................................... 2-12

Power Fail LED ........................................................................................ 2-12

iv

Table of Contents

Reset Button ......................................................................................... 2-13

Power Button .......................................................................................... 2-13

2-6 Connectors and Headers ............................................................................... 2-14

ATX Power Connector .......................................................................... 2-14

Processor Power Connector ................................................................. 2-14

Universal Serial Bus (USB) ..................................................................... 2-15

Chassis Intrusion .................................................................................... 2-15

Fan Headers .......................................................................................... 2-16

ATX PS/2 Keyboard and Mouse Ports ..................................................... 2-17

Serial Port .............................................................................................. 2-17

Wake-On-Ring .......................................................................................... 2-18

Wake-On-LAN .......................................................................................... 2-18

GLAN 1/2 (Ethernet) Ports ....................................................................... 2-19

Speaker/Power LED Header .................................................................. 2-19

Power Fault .............................................................................................. 2-20

Overheat/Fan Fail LED ............................................................................ 2-20

SMB Connector ........................................................................................ 2-21

Power SMB Connector ............................................................................. 2-21

Compact Flash Card PWR Connector ..................................................... 2-22

SGPIO Headers ....................................................................................... 2-22

High Defi nition Audio ................................................................................ 2-23

CD Connector ........................................................................................... 2-23

2-7 Jumper Settings ............................................................................................ 2-24

Explanation of Jumpers ......................................................................... 2-24

GLAN Enable/Disable ............................................................................ 2-24

CMOS Clear ............................................................................................ 2-25

Watch Dog ................................................................................................ 2-25

3rd PWR Supply PWR Fault .................................................................... 2-26

SAS Controller Enable ............................................................................. 2-26

Compact Flash Master/Slave Enable/Disable .......................................... 2-27

Alarm Reset .............................................................................................. 2-27

SMB to PCI-X/PCI-E Slots ....................................................................... 2-28

2-8 Onboard Indicators ....................................................................................... 2-29

GLAN LEDs .............................................................................................. 2-29

Onboard Power LED ................................................................................ 2-29

Onboard SAS Activity LED Indicators ...................................................... 2-30

2-9 Parallel Port, Floppy, SIMLP IPMI, Hard Disk Drive and SAS Connections 2-31

Parallel Port Connector ........................................................................... 2-31

Floppy Connector .................................................................................... 2-32

v

X7DA3+ User's Manual

SIMLP IPMI Slot ...................................................................................... 2-32

IDE Connectors ........................................................................................ 2-33

SAS Connectors ....................................................................................... 2-34

Chapter 3: Troubleshooting

3-1 Troubleshooting Procedures ........................................................................... 3-1

Before Power On ....................................................................................... 3-1

No Power ................................................................................................... 3-1

No Video .................................................................................................. 3-1

Losing the System’s Setup Confi guration ................................................ 3-2

Memory Errors ........................................................................................... 3-2

3-2 Technical Support Procedures ....................................................................... 3-2

3-3 Frequently Asked Questions .......................................................................... 3-3

3-4 Returning Merchandise for Service ................................................................. 3-4

Chapter 4: BIOS

4-1 Introduction ....................................................................................................... 4-1

4-2 Running Setup ................................................................................................. 4-2

4-3 Main BIOS Setup ............................................................................................. 4-2

4-4 Advanced Setup ............................................................................................... 4-6

4-5 Security Setup ............................................................................................... 4-23

4-6 Boot Setup ...................................................................................................... 4-24

4-7 Exit .................................................................................................................. 4-25

Appendices:

Appendix A: BIOS POST Messages .......................................................................... A-1

Appendix B: BIOS POST Codes ................................................................................B-1

Appendix C: Installing the Adaptec HostRAID Utility and the Windows OS ............C-1

Appendix D: Intel HostRAID and the Windows OS Setup Guidelines ......................D-1

Appendix E: Installing Other Software Programs and Drivers .................................. E-1

vi

Chapter 1: Introduction

Chapter 1

Introduction

1-1 Overview

Checklist

Congratulations on purchasing your computer motherboard from an acknowledged

leader in the industry. Supermicro boards are designed with the utmost attention to

detail to provide you with the highest standards in quality and performance. Check

that the following items have all been included with your motherboard. If anything

listed here is damaged or missing, contact your retailer.

All the items are included in the retail box.

One (1) Supermicro Mainboard

One (1) ribbon cable for IDE devices (CBL-0036L-02)

One (1) fl oppy ribbon cable (CBL-0022L)

Four (4) SATA cables (CBL-0044L)

Two (2) I-Pass-to-4 SATA Straight Through Cables (CBL-0097L-02)

One (1) I/O backpanel shield (MCP-260-74301-0N)

One (1) Supermicro CD containing drivers and utilities

One (1) User's/BIOS Manual

1-1

X7DA3+ User's Manual

Contacting Supermicro

Headquarters

Address: Super Micro Computer, Inc.

980 Rock Ave.

San Jose, CA 95131 U.S.A.

Tel: [phone]

Fax: [phone]

Email: [e-mail] (General Information)

[e-mail] (Technical Support)

Web Site: www.supermicro.com

Europe

Address: Super Micro Computer B.V.

Het Sterrenbeeld 28, 5215 ML

's-Hertogenbosch, The Netherlands

Tel: [phone]

Fax: [phone]

Email: [e-mail] (General Information)

[e-mail] (Technical Support)

[e-mail] (Customer Support)

Asia-Pacifi c

Address: Super Micro Computer, Inc.

4F, No. 232-1, Liancheng Rd.

Chung-Ho 235, Taipei County

Taiwan, R.O.C.

Tel: [phone]

Fax: [phone]

Web Site: www.supermicro.com.tw

Technical Support:

Email: [e-mail]

Tel: [phone], ext.132 or 139

1-2

X7DA3+ Image

Chapter 1: Introduction

Note: The drawings and pictures shown in this manual were based on the latest

PCB Revision available at the time of publishing of the manual. The motherboard

you’ve received may or may not look exactly the same as the graphics shown in

the manual.

1-3

X7DA3+ User's Manual

X7DA3+ Motherboard Layout

(not drawn to scale)

KB/
Mouse

JKM1

US
1/2/3

JUSB1

OM1

C

LAN1/2

HD
Audio

/

0

B

J

Parrallel

Port

JLAN1

J21

JC1

GLAN

R

CTL

COM1

JLA

Slot

Fan6

J9B2

1

J9B

J8B3

2

J8B

J8B1

B3

J7

7B2

J

J7B1

UPER X7DA3+

S

N

1

Audio
CTRL

7

SIM LP IPMI

6

Slot

PCI-Exp x16

Slot5

PCI-33MHz

2

C

JI

lot4

S

P

JWD

Slot3

PCI-X 133

JPL1

2

Slot

PCI-X 133

WOR

J

1

Slot

PCI

PWR

DIMM 4B (Bank 4)

DIMM 4A (Bank 4)

D

DIMM 3A (Bank 3)

D

DIMM 2A (Bank 2)

DIMM 1B

DIMM 1A (Bank 1)

CD1

2

C4

JI

3

4

x

p

CI-Ex

MHz

2

JPL

MHz

2

JI

00 MH

-X 1

4-Pin

Fan5

24-Pin

JPW2

IMM 3B (Bank

IMM 2B (Bank

(Ban

®

2

C2

I

J

C1

reen

ZCR (G

z

ATX PWR

3

2

k 1)

Battery

Slot)

JPW1

)

)

reencree

G

North Bridge

JL

1

SATA0

CPU
Fan 1

JS

k

SMB

1

Fan7

J3P

JBT1

PX

SATA1

JS2

J17

JAR

H

USB4/5

SATA4

JS5

SATA2

J

PSF

S

8-pin PWR

JPW3

1

Fan

JF1

Floppy

T

4-7

0-3

SAS4-7

SAS0-3

SPK

PW LED

LE1

SGPIO1

J29

J30

SGPIO2

Compact Flash

JIDE2

JSM2

JSM1

Fan4

FP Control

Fan2

JD1

JOH1

DE1

I

IDE1
J

CPU1

CPU2

CPU

Fan2

Fan3

Fan8

F1

JW

JCF1

South
Bridge

SAS
Controller

JUSB2

A5

T

SA

JS6

A3

T

SA

WOL

J

JS4

3

IOS

B

22

J

AC

ACT

JPS1

S10

J

SAS ACT4-7 LEDs

SAS ACT0-3 LEDs

Notes:

1. Jumpers not indicated are for test purposes only.

2. See Chapter 2 for detailed information on jumpers, I/O ports and JF1 front panel

connections.

3. " " indicates the location of Pin 1.

4. Please install the ZCR card on the green slot for it to work properly.

5. The drawings and pictures shown in this manual were based on the latest
PCB Revision available at the time of publishing of the manual. The motherboard
you’ve received may or may not look exactly the same as the graphics shown in

the manual.

1-4

Chapter 1: Introduction

Quick Reference (X7DA3+)

Jumper Description Default Setting

J3P 3rd PWR Failure Detect

JAR Alarm Reset Off (Disabled)

JBT1 CMOS Clear See Chapter 2

JCF1 Compact Card Master/Slave Select On (Master)

JI2C1/JI2C2 SMB to PCI-X Slots Pins 2-3 (Disabled)

JI2C3/JI2C4 SMB to PCI-E Slots Pins 2-3 (Disabled)

JPS1 SAS Controller Enable Pins 1-2 (Enabled)

JPL1/ JPL2 GLAN1/GLAN2 Enable Pins 1-2 (Enabled)

JWD Watch Dog Pins 1-2 (Reset)

Connector Description

ATX PWR (JPW1) Primary 24-Pin ATX PWR Connector

Aux. PWR/CPU PWR +12V 4-pin PWR (JWP2)/+12V 8-pin PWR(JPW3)

HD Audio (JC1) High Defi nition Audio Connector (JC1)

Chassis Intrusion (JL1) Chassis Intrusion Header

COM1 (JCOM1) COM1 Serial Port Connector

Compact PWR (JWF1) Compact Card PWR Connector

DIMM#1A-DIMM#4B Memory DDRII Fully Buffered DIMM Slots

FAN 1-8 Fans 1-8 (Fan7: CPU Fan1, Fan8: CPU Fan2)

Floppy (J22) Floppy Disk Drive Connector

FP Control (JF1) Front Control Panel Connector

GLAN 1/2 (JLAN1) G-bit Ethernet Ports

IDE1/IDE2(Note 1 Below)IDE1 Hard Drive (JIDE1)/Compact Flash Card (JIDE2)

LE1 LED (Note 2 Below) 5V Standby PWR LED Indicator

OH LED (JOH1) Overheat LED

Parallel (J21) Parallel (Printer) Port

PWR LED/SPKR (JD1) PWR LED(pins1-3)/SpeakerHeader (pins 4-7)

PWR SMB (J17) Power System Management (I

PSF Power Supply Failure (See Chapter 2)

SAS#0-#3,#4-#7(JSM1/2) SAS (Serial Attached SCSI) Connectors #0-#3, #4-#7

SATA#0-#5(JS1-JS6) Serial ATA Connectors #0-5

SGPIO 1/2(J29,J30) Serial General Purpose Input/Output Headers

SMB (J18) System Management Bus Header

Slot 7 SIM Low Profi le IPMI Connector

USB 0/1/2/3 (JUSB1) Back Panel USB 0/1/2/3(JUSB1)

USB 4/5 (JUSB2) Front Panel USB4/5 (JUSB2)

WOL (JWOL) Wake-on-LAN Header

WOR (JWOR) Wake-on-Ring Header

Notes: 1.JIDE2 is for Compact Card Use only. JCF1 is used to confi gure the com-

pact fl ash card as a master or a slave drive. Be sure to connect JWF1 to a power

supply to provide power to the compact fl ash card. 2. When LE1 is on, the Standby

Power is on. Unplug the PWR cables before changing components.

Off (Disabled)

2

C) Header

1-5

X7DA3+ User's Manual

Motherboard Features

CPU

• Dual Intel

®

64-bit LGA 771 Quad-Core/Dual-Core Xeon 5300/5100/5000 Series

processors at a front side bus speed of 1.333 GHz/1.066 GHz/667 MHz

Memory

• Eight 240-pin DIMM sockets with support up to 32 GB ECC DDR2 FBD 667/533

Memory (See Section 2-3 in Chapter 2 for DIMM Slot Population.)

Chipset

• Intel 5000X (Greencreek) chipset, including: the 5000X (Greencreek) Memory

Control Hub (MCH), the Enterprise South Bridge 2 (ESB2), and the I/O subsys-

tem (PXH-V).

Expansion Slots

Two PCI-E slots (one x16 signal on x16 slot, one x4 signal on x16 slot)

Three 64-bit PCI-X slots (two: PCI-X-133 slots, one PCI-X-100 ZCR Slot)

One PCI-33 MHz slot

One Low Profi le IPMI slot

BIOS

• 8 Mb Phoenix

®

Flash ROM

• DMI 2.1, PCI 2.2, ACPI 1.0, Plug and Play (PnP), SMBIOS 2.3, PCI-X 1.0

PC Health Monitoring

• Onboard voltage monitors for CPU cores, chipset voltage, 1.8V, 3.3V, +5V,

+12V, −12V, 3.3V standby and 5V standby

• Fan status monitor with fi rmware speed control

• CPU/chassis temperature monitors

• Platform Environment Control Interface (PECI)

• CPU slow-down on temperature overheat

• CPU thermal trip support for processor protection

• Power-up mode control for recovery from AC power loss

• Auto-switching voltage regulator for CPU core

• System overheat LED and control

• Chassis intrusion detection

• System resource alert

ACPI Features

• Slow blinking LED for suspend state indicator

• Main switch override mechanism

1-6

Chapter 1: Introduction

Onboard I/O

• Adaptec AIC-9410W SAS Controller w/HostRAID support (RAID 0, 1,10)

• Intel ESB-2 South Bridge supports 6 SATA connectors (w/RAID 0, 1, 5,10) (For

the Windows OS only)

• One SIM Low Profi le IPMI slot

• Intel 82563EB Gigabit Dual-Port Ethernet controller

• 1 EIDE Ultra DMA/100 bus master interfaces w/2 devices supported

• 1 fl oppy port interface

• 1 serial port

• 1 EPP/ECP Parallel Port

• 7.1+2 Channel High Defi nition Audio Connection

• Super I/O: Winbond W83627HG w/Hardware Monitor support: W83793G

• PS/2 mouse and PS/2 keyboard ports

• Up to 6 USB 2.0 (Universal Serial Bus) (4 ports, 2 Headers)

• Super I/O

Other

• External modem ring-on

• Wake-on-LAN (WOL)

• Wake-on-Ring (WOR)

• Console redirection

• Onboard Fan Speed Control by Thermal Management via BIOS

CD/Diskette Utilities

• BIOS fl ash upgrade utility and device drivers

Dimensions

• Ext. ATX 12.08" x 13.05" (306.8 mmx 331.5 mm)

1-7

X7DA3+ User's Manual

J13

#2

PCI-X SLOT

J14

#3

J12

#1

PCI-X SLOT

PXH-V

VRM

J5
#6

J9

#4

PCI-EXP_X4_in_X16_SLOT

PCI-EXP X8

SAS

PCI-X 133

9410

PROCESSOR#2

PCI-EXP X8

PCI-EXP X8

PCI-EX_X16_SLOT

PCI-EXP X4

667/1067/
1333 MHz

Port
#1,2

Port

#4,5

Port

#6,7

Port

1B

FBD DIMM

EXP.
BUS

VRM

2B

2A 3A

FBD DIMM

IDE
CONN

EBUS
CONN

#3

#2

#1

#0

#4

3B

FBD DIMM

#5

4B

4A

FBD DIMM

PROCESSOR#1

667/1067/
1333 MHz

FBD
CHNL0

MCH

5000X

Port

Port
#0

#3

#2

PCIE X4

Port

Port

#4

#3

FBD
CHNL1

FBD
CHNL2

FBD
CHNL3

PCIE X4

1A

ATA100

ESB2

3.0 Gb/S

SATA

PCI-X SLOT

zcr

FRONT
PANEL

SIMLP-IPMI

CONN

J6

PCI 32/
33MMZ

#5

PCI32_SLOT

RJ45

RJ45

PARALLEL

PORT

GB LAN

GILGAL

HD Audio

FDD

SIO

W83627

EHF

MS

KB

USB 2.0

LPC

FWH

COM1

#5

#4

#3

#2

#1

#0

USB

Block Diagram of the 5000X (Greencreek) Chipset

Note: This is a general block diagram. Please see the previous Motherboard Features

pages for details on the features of each motherboard.

1-8

Chapter 1: Introduction

1-2 Chipset Overview

Built upon the functionality and the capability of the 5000X (Greencreek) chipset,

the X7DA3+ motherboard provides the performance and feature set required for

dual processor-based workstations with confi guration options optimized for com-

munications, presentation, storage, computation or database applications. The

5000X (Greencreek) chipset supports single or dual Xeon 64-bit dual core processor

with front side bus speeds of up to 1.333 GHz. The chipset consists of the 5000X

(Greencreek) Memory Controller Hub (MCH), the Enterprise South Bridge 2 (ESB2),

and the I/O subsystem (PXH-V).

The 5000X (Greencreek) MCH chipset is designed for symmetric multiprocessing

across two independent front side bus interfaces. Each front side bus uses a 64-bit

wide, 1.333 GHz data bus that transfers data at 10.7 GB/sec. The MCH chipset con-

nects up to 8 Fully Buffered DIMM modules, providing a total of 32.0 GB/s for DDR2

667/533 memory. The MCH chipset also provides one x8 PCI-Express and one x4

ESI interface to the ESB2. In addition, the 5000X (Greencreek) chipset offers a wide

range of RAS features, including memory interface ECC, x4/x8 Single Device Data

Correction, CRC, parity protection, memory mirroring and memory sparing.

Xeon Dual Core Processor Features

Designed to be used with conjunction of the 5000X (Greencreek) chipset, the Xeon

Dual Core Processors provide a feature set as follows:

The Xeon Dual Core Processors

L1 Cache Size: Instruction Cache (32KB/16KB), Data Cache (32KB/24KB)

L2 Cache Size: 2MB (per core)

Data Bus Transfer Rate: 8.5 GB/s

Package: FC-LGA6/FC-LGA4, 771 Lands

1-9

X7DA3+ User's Manual

1-3 Special Features

Recovery from AC Power Loss

BIOS provides a setting for you to determine how the system will respond when AC

power is lost and then restored to the system. You can choose for the system to

remain powered off (in which case you must hit the power switch to turn it back on)

or for it to automatically return to a power- on state. See the Power Lost Control

setting in the Advanced BIOS Setup section (Boot Features) to change this setting.

The default setting is Last State.

1-4 PC Health Monitoring

This section describes the PC health monitoring features of the X7DA3+. All have

an onboard System Hardware Monitor chip that supports PC health monitoring.

Onboard Voltage Monitoring

An onboard voltage monitor will scan these voltages continuously: CPU Cores,

Chipset Voltage, +3.3V, +5V, +12V, -12V, +3.3V Standby, +5V Standby and Vbat.

Once a voltage becomes unstable, a warning is given or an error message

is sent to the screen. Users can adjust the voltage thresholds to defi ne the

sensitivity of the voltage monitor.

Fan Status Monitor with Firmware Control

The PC health monitor can check the RPM status of the cooling fans. The onboard

CPU and chassis fans are controlled by Thermal Management via BIOS (under

Hardware Monitoring in the Advanced Setting).

Environmental Temperature Control

The thermal control sensor monitors the CPU temperature in real time and will turn

on the thermal control fan whenever the CPU temperature exceeds a user-defi ned

threshold. The overheat circuitry runs independently from the CPU. Once it detects

that the CPU temperature is too high, it will automatically turn on the thermal fan

control to prevent any overheat damage to the CPU. The onboard chassis thermal

circuitry can monitor the overall system temperature and alert users when the chas-

sis temperature is too high.

CPU Fan Auto-Off in Sleep Mode

The CPU fan activates when the power is turned on. It continues to operate when

the system enters Standby mode. When in sleep mode, the CPU will not run at full

power, thereby generating less heat.

1-10

Chapter 1: Introduction

CPU Overheat LED and Control

This feature is available when the user enables the CPU overheat warning function

in the BIOS. This allows the user to defi ne an overheat temperature. When this tem-

perature is exceeded, both the overheat fan and the warning LED are triggered.

System Resource Alert

This feature is available when used with Supero Doctor III in the Windows OS

environment or used with Supero Doctor II in Linux. Supero Doctor is used to

notify the user of certain system events. For example, if the system is running

low on virtual memory and there is insuffi cient hard drive space for saving the

data, you can be alerted of the potential problem. You can also confi gure Supero

Doctor to provide you with warnings when the system temperature goes beyond

a pre-defi ned range.

1-5 ACPI Features

ACPI stands for Advanced Confi guration and Power Interface. The ACPI specifi ca-

tion defi nes a fl exible and abstract hardware interface that provides a standard

way to integrate power management features throughout a PC system, including

its hardware, operating system and application software. This enables the system

to automatically turn on and off peripherals such as CD-ROMs, network cards, hard

disk drives and printers. This also includes consumer devices connected to the PC

such as VCRs, TVs, telephones and stereos.

In addition to enabling operating system-directed power management, ACPI

provides a generic system event mechanism for Plug and Play and an operating

system-independent interface for confi guration control. ACPI leverages the Plug

and Play BIOS data structures while providing a processor architecture-independent

implementation that is compatible with Windows 2000, Windows XP and Windows

2003 Server.

Slow Blinking LED for Suspend-State Indicator

When the CPU goes into a suspend state, the chassis power LED will start blinking

to indicate that the CPU is in suspend mode. When the user presses any key, the

CPU will wake-up and the LED will automatically stop blinking and remain on.

Main Switch Override Mechanism

When an ATX power supply is used, the power button can function as a system

suspend button to make the system enter a SoftOff state. The monitor will be sus-

pended and the hard drive will spin down. Pressing the power button again will

cause the whole system to wake-up. During the SoftOff state, the ATX power

1-11

X7DA3+ User's Manual

supply provides power to keep the required circuitry in the system alive. In case

the system malfunctions and you want to turn off the power, just press and hold

the power button for 4 seconds. This option can be set in the Power section of

the BIOS Setup routine.

External Wake-On-LAN

Wake-On-LAN is defi ned as the ability of a management application to remotely

power up a computer that is powered off. Remote PC setup, up-dates and asset

tracking can occur after hours and on weekends so that daily LAN traffi c is kept to

a minimum and users are not interrupted. The motherboard has a 3-pin header

(WOL) to connect to the 3-pin header on a Network Interface Card (NIC) that has

WOL capability. In addition, an onboard LAN controller can also support WOL

without any connection to the WOL header. The 3-pin WOL header is to be used

with a LAN add-on card only.

Note: Wake-On-LAN requires an ATX 2.01 (or above) compliant power supply.

1-6 Power Supply

As with all computer products, a stable power source is necessary for proper and

reliable operation. It is even more important for processors that have high CPU

clock rates.

The X7DA3+ can only accommodate 24-pin ATX power supply. Although most

power supplies generally meet the specifi cations required by the motherboard, some

are inadequate. You should use one that will supply at least 400W of power. In

addition, the 12V 8-pin and the 4-pin are also required for adequate power supply

to the system. Also your power supply must supply 1.5A for the Ethernet ports.

It is strongly recommended that you use a high quality power supply that meets ATX

power supply Specifi cation 2.01 or above. It must also be SSI compliant (For more

information, please refer to the website at http://www.ssiforum.org/). Additionally, in

areas where noisy power transmission is present, you may choose to install a line

fi lter to shield the computer from noise. It is recommended that you also install a

power surge protector to help avoid problems caused by power surges.

1-7 Super I/O

The disk drive adapter functions of the Super I/O chip include a fl oppy disk drive

controller that is compatible with industry standard 82077/765, a data separator,

write pre-compensation circuitry, decode logic, data rate selection, a clock genera-

tor, drive interface control logic and interrupt and DMA logic. The wide range of

1-12

Chapter 1: Introduction

functions integrated onto the Super I/O greatly reduces the number of components

required for interfacing with fl oppy disk drives. The Super I/O supports 360 K, 720

K, 1.2 M, 1.44 M or 2.88 M disk drives and data transfer rates of 250 Kb/s, 500 Kb/s

or 1 Mb/s. It also provides two high-speed, 16550 compatible serial communication

ports (UARTs). Each UART includes a 16-byte send/receive FIFO, a programmable

baud rate generator, complete modem control capability and a processor interrupt

system. Both UARTs provide legacy speed with baud rate of up to 115.2 Kbps

as well as an advanced speed with baud rates of 250 K, 500 K, or 1 Mb/s, which

support higher speed modems.

The Super I/O supports one PC-compatible printer port (SPP), Bi-directional Printer

Port (BPP) , Enhanced Parallel Port (EPP) or Extended Capabilities Port (ECP).

The Super I/O provides functions that comply with ACPI (Advanced Confi guration

and Power Interface), which includes support of legacy and ACPI power manage-

ment through an SMI or SCI function pin. It also features auto power management

to reduce power consumption.

1-13

X7DA3+ User's Manual

Notes

1-14

Chapter 2: Installation

Chapter 2

Installation

2-1 Static-Sensitive Devices

Electro-Static-Discharge (ESD) can damage electronic com ponents. To prevent

damage to your system board, it is important to handle it very carefully. The following

measures are generally suffi cient to protect your equipment from ESD.

Precautions

• Use a grounded wrist strap designed to prevent static discharge.

• Touch a grounded metal object before removing the board from the antistatic

bag.

• Handle the board by its edges only; do not touch its components, peripheral

chips, memory modules or gold contacts.

• When handling chips or modules, avoid touching their pins.

• Put the motherboard and peripherals back into their antistatic bags when not in

use.

• For grounding purposes, make sure your computer chassis provides excellent

conductivity between the power supply, the case, the mounting fasteners and

the motherboard.

Unpacking

The motherboard is shipped in antistatic packaging to avoid static damage. When

unpacking the board, make sure the person handling it is static protected.

2-2 Motherboard Installation

(Note: Be sure to mount the motherboard into the chassis before you
install the CPU onto the motherboard.)

All motherboards have standard mounting holes to fi t different types of chassis.

Make sure that the locations of all the mounting holes for both motherboard and

chassis match. Make sure that the metal standoffs click in or are screwed in

tightly. Then, use a screwdriver to secure the motherboard onto the motherboard

tray. (Note: some components are very close to the mounting holes. Please

take precautionary measures to prevent damage done to these components

when you install the motherboard into the chassis.)

2-1

X7DA3+ User's Manual

!

2-3 Processor and Heatsink Installation

When handling the processor package, avoid placing

direct pressure on the label area of the fan.

Notes: 1. Always connect the power cord last and always remove it before adding,

removing or changing any hardware components. Make sure that you install the

processor into the CPU socket before you install the CPU heatsink.

2. Intel's boxed Xeon CPU package contains the CPU fan and heatsink assembly.

If you buy a CPU separately, make sure that you use only Intel-certifi ed multi-di-

rectional heatsink and fan.

3. The Intel Xeon LGA 771 heatsink and fan comes with a push-pin design and no

tool is needed for installation.

4. Make sure to install the motherboard into the chassis before you install the CPU

heatsink and fan.

5. When purchasing an LGA 771 CPU or when receiving a motherboard with an LGA

771 CPU pre-installed, make sure that the CPU plastic cap is in place and none of

the CPU pins are bent; otherwise, contact the retailer immediately.

6. Refer to the MB Features Section for more details on CPU support.

Installing the LGA771 Processor

Load Lever

PnP Cap on

top of the

1. Press the load lever to release

the load plate, which covers the CPU

socket, from its locking position.

2. Gently lift the load lever to open the

load plate.

Load Plate

Load Plate

(with PnP Cap

attached)

2-2

3. Use your thumb and your index

!

fi nger to hold the CPU at the North

Center Edge and the South Center

Edge of the CPU.

4. Align CPU Pin1 (the CPU corner

marked with a triangle) against the

socket corner that is marked with a

triangle cutout.

5. Align the CPU key that is the semi-

circle cutout below a gold dot against

the socket key, the Notch on the

same side of the triangle cutout on

the socket.

6. Once aligned, carefully lower the

CPU straight down to the socket.

(Do not drop the CPU on the socket.

Do not move the CPU horizontally or

vertically. Do not rub the CPU against

the surface or against any pins of the

socket to avoid damage to the CPU

or the socket.)

Socket Key

(Socket Notch)

CPU Key (semi-

circle cutout) be-

low the circle.

Corner with a

triangle cutout

Chapter 2: Installation

North Center Edge

South Center Edge

gold dot

CPU Pin1

7. With the CPU inside the socket,

inspect the four corners of the CPU

to make sure that the CPU is properly

installed.

8. Use your thumb to gently push the

load lever down to the lever lock.

9. If the CPU is properly installed into

the socket, the plastic PnP cap will be

automatically released from the load

plate when the load lever is pushed

in the lever lock. Remove the PnP cap

from the motherboard.

(Warning: Please save the plas-

tic PnP cap. The motherboard must

be shipped with the PnP cap properly

installed to protect the CPU socket

pins. Shipment without the PnP cap

properly installed will cause damage

to the socket pins.)

Load Lever

CPU in the CPU socket

Plastic cap

is released

from the

load plate

if CPU

properly

installed.

2-3

X7DA3+ User's Manual

Installing the Heatsink

CEK Heatsink Installation

1. Do not apply any thermal grease to

the heatsink or the CPU die-the required

amount has already been applied.

2. Place the heatsink on top of the CPU so

that the four mounting holes are aligned with

those on the retention mechanism.

3. Screw in two diagonal screws (ie the #1

and the #2 screws) until just snug (-do not

fully tighten the screws to avoid possible

damage to the CPU.)

CEK Passive Heatsink

Screw#1

Screw#1

Screw#2

4. Finish the installation by fully tightening

all four screws.

Screw#2

2-4

Uninstalling the Heatsink

!

(Warning: We do not recommend

that the CPU or the heatsink be

removed. However, if you do need

to remove the heatsink, please

follow the instructions below to

uninstall the heatsink to prevent

damage done to the CPU or the

CPU socket.)

1. Unscrew and remove the heatsink screws

from the motherboard in the sequence as

shown in the picture on the right.

Chapter 2: Installation

2. Hold the heatsink as shown in the picture

on the right and gently wriggle the heatsink to

loosen it from the CPU. (Do not use excessive

force when wriggling the heatsink!!)

3. Once the CPU is loosened, remove the

heatsink from the CPU socket.

4. Clean the surface of the CPU and the

heatsink to get rid of the old thermal grease.

Reapply the proper amount of thermal grease

on the surface before you re-install the CPU

and the heatsink.

2-5

X7DA3+ User's Manual

2-4 Installing DIMMs

Note: Check the Supermicro web site for recommended memory modules.

CAUTION

Exercise extreme care when installing or removing DIMM

modules to prevent any possible damage. Also note that the

memory is interleaved to improve performance (see step 1).

DIMM Installation (See Figure 2-2)

1. Insert the desired number of DIMMs into the memory slots, starting with Bank

1. (For optimal memory performance, please install four modules at a time.

Please refer to the table below.)

2. Insert each DIMM module vertically into its slot. Pay attention to the notch along

the bottom of the module to prevent inserting the DIMM module incorrectly.

3. Gently press down on the DIMM module until it snaps into place in the slot.

Repeat for all modules (see step 1 above).

Memory Support

The X7DA3+ supports up to 32 GB fully buffered (FBD) ECC DDR2 533/667 in 8

DIMMs. Populating DIMM modules with a pair (or pairs) of memory modules that

are of the same size and of the same type in Bank1, Bank2, Bank3 and Bank4 will

result in interleaving memory.

Note 1: Due to the OS limitations, some operating systems may not show more

than 4 GB of memory.

Optimized DIMM Population Configurations

Branch0 Branch1

Number of

DIMMs

2 DIMMs 1A ------ 2A ------ ------ ------ ------ -----­4 DIMMs 1A ------ 2A ------ 3A ------ 4A -----­6 DIMMs 1A 1B 2A 2B 3A ------ 4A -----­8 DIMMs 1A 1B 2A 2B 3A 3B 4A 4B

(*Notes: i. DIMM slot# specified: DIMM slot to be populated; “---“: DIMM slot not to
be populated. ii. Both FBD 533 MHz and 667MHz DIMMs are supported; however,
you need to use the memory modules of the same speed and of the same type on a
motherboard. iii. Interleaved memory is supported when pairs of DIMM modules are
installed. To optimize memory performance, please install pairs of DIMMs in both
Branch 0 and Branch 1. iv. For memory to work properly, you need to follow the
restrictions listed above. )

Bank 1

(Channel 0)

Bank 2

(Channel 1)

Bank 3

(Channel 2)

Bank 4

(Channel 3)

Note 2: Due to memory allocation to system devices, memory remaining available

for operational use will be reduced when 4 GB of RAM is used. The reduction in

memory availability is disproportional. (Refer to the following Memory Availability

Table for details.)

2-6

DDR2 FBD DIMM

Possible System Memory Allocation & Availability

Chapter 2: Installation

System Device Size Physical Memory

Remaining (-Available)
(4 GB Total System Memory)

Firmware Hub fl ash memory (System

1 MB 3.99

BIOS)

Local APIC 4 KB 3.99

Area Reserved for the chipset 2 MB 3.99

I/O APIC (4 Kbytes) 4 KB 3.99

PCI Enumeration Area 1 256 MB 3.76

PCI Express (256 MB) 256 MB 3.51

PCI Enumeration Area 2 (if needed)

512 MB 3.01

-Aligned on 256-MB boundary-

VGA Memory 16 MB 2.85

TSEG 1 MB 2.84

Memory available to OS and other ap-

2.84

plications

Installing and Removing DIMMs

JLAN1

®

3+

A

X7D

R

PE

U

S

To Remove:

Use your thumbs
to gently push
the release tabs
near both ends of
the module. This
should release it
from the slot.

DDR2 FBD

To Install: Insert module vertically and press down until it

snaps into place. Pay attention to the alignment notch at
the bottom.

Top View of DDR2 FBD Slot

Top View of DDR2 FBD

2-7

X7DA3+ User's Manual

1

2

3

4

5

6

789

2-5 Control Panel Connectors/IO Ports

The I/O ports are color coded in conformance with the PC 99 specifi cation. See
Figure 2-3 below for the colors and locations of the various I/O ports.

Back Panel Connectors/IO Ports

JLAN1

®

3+

A

X7D

R

PE

U

S

13

10

12

16

15

Back Panel I/O Port Locations and Defi nitions

Back Panel Connectors

1. Keyboard (Purple)

2. PS/2 Mouse (Green)

3. Back Panel USB Port 0

4. Back Panel USB Port 1

5. Back Panel USB Port 2

6. Back Panel USB Port 3

7. COM Port 1 (Turquoise)

8. Parallel Port (Printer)

9. Gigabit LAN 2

10. Gigabit LAN 1

11. Side_Surround (Grey)

12. Back_Surround (Black)

13. CEN/LFE (Orange)

14. Microphone-In (Pink)

15. Front (Green)

16. Line-In (Blue)

(See Section 2-5 for details.)

11

14

2-8

Chapter 2: Installation

Front Control Panel

JF1 contains header pins for various buttons and indicators that are normally located

on a control panel at the front of the chassis. These connectors are designed specifi -

cally for use with Supermicro server chassis. See Figure 2-4 for the descriptions of

the various control panel buttons and LED indicators. Refer to the following section

for descriptions and pin defi nitions.

JF1 Header Pins

1920

Ground

NMI

JLAN1

®

UPER X7DA3+

S

X

Power LED

HDD LED

NIC1 LED

NIC2 LED

OH/Fan Fail LED

PWR Fail LED

Ground

Ground

X

Vcc

Vcc

Vcc

Vcc

Vcc

Vcc

Reset

PWR

2

1

Reset Button

Power Button

2-9

X7DA3+ User's Manual

Front Control Panel Pin Defi nitions

NMI Button

The non-maskable interrupt button

header is located on pins 19 and 20

of JF1. Refer to the table on the right

for pin defi nitions.

Power LED

NMI Button

Pin Defi nitions (JF1)

Pin# Defi nition

19 Control

20 Ground

The Power LED connection is located

on pins 15 and 16 of JF1. Refer to the

table on the right for pin defi nitions.

A. NMI

B. PWR LED

KB/

Mouse

USB 0/

/2/3

1

COM1

LAN1/2

HD
Audio

Parrallel

Port

JLAN1

LAN

G

TLR

C

S

Audio

CTRL

ank

CPU

PWR

X

T

A

Fan 1

JPW1

k

4)

4

)

k

3)

3

)

1)

Greencreek

ridg

B

h

Nort

attery

B

lot)

S

JL1

SATA

4-Pin

4-Pin

2

5

Fan

6

Fan

WR

P

JPW2

DIMM

4B (Ban

DIMM

4

A (

Bank

DIMM

3B (Ban

DIMM

3

A (

Bank

DIMM

2B (Bank 2)

DIMM

2A (Bank 2)

DIMM 1

B (B

DI

MM

1A (Bank 1)

®

A3+

D

X7

R

UPE

S

CD1

7

lot

SIM LP IPMI

lot6

S

PCI-Exp x16

5

Slot

PCI-33MHz

2

2

C4

I

J

3

C

I

J

4

Slot

4

x

p

x

-E

CI

P

WD

J

3

Slot

Slot

JW

Slot

z

H

M

33

1

X

-

CI

P

JPL2

JPL1

2

z

H

M

33

1

X

-

CI

P

2

2

C2

I

J

1

C

I

J

OR

1

-

CI

P

reen

G

(

CR

Z

z

MH

00

1

X

PSF

7

Fan

J17

J3P

JAR

e

JBT1

PXH

MB

S

0

SATA

South
Bridge

/5

4

B

S

U

5

A

T

4

SA

SATA

3

2

SATA

1

SATA

Power LED

Pin Defi nitions (JF1)

Pin# Defi nition

15 +5V

16 Ground

8-pin PWR

JPW3

1

Fan

Ground

JF1

L

E1

SGP

SGP

FP Control

Fan2

SPK

PW LED

JOH1

I

O1

I

O

2

B

Power LED

HDD LED

NIC1 LED

X

1

U

P

C

2

PU

C

NIC2 LED

CPU

Fan2

Fan8

Fan3

ct Flash

IDE1

1

AC

ACT0-3

JS10

Floppy

T4

ompa
C

-7

SAS4-7

SAS0-3

Fan4

OH/Fan Fail LED

PWR Fail LED

Ground

Ground

WF

J

F1

JC

S

O

I

B

J

PS1

SAS
Controller

OL

W

J

1920

NMI

A

X

Vcc

Vcc

Vcc

Vcc

Vcc

Vcc

Reset

Reset Button

Power Button

PWR

2

1

2-10

HDD LED

The HDD LED connection is located

on pins 13 and 14 of JF1. Attach the

hard drive LED cable here to display

disk activity (for any hard drives on

the system, including SAS, Serial ATA

and IDE). See the table on the right

for pin defi nitions.

NIC1/NIC2 LED Indicators

The NIC (Network Interface Control-

ler) LED connection for GLAN port1 is

located on pins 11 and 12 of JF1 and

the LED connection for GLAN Port2

is on Pins 9 and 10. Attach the NIC

LED cables to display network activity.

Refer to the table on the right for pin

defi nitions.

Chapter 2: Installation

HDD LED

Pin Defi nitions (JF1)

Pin# Defi nition

13 +5V

14 HD Active

GLAN1/2 LED

Pin Defi nitions (JF1)

Pin# Defi nition

9/11 Vcc

10/12 Ground

A. HDD LED

B. NIC1 LED

C. NIC2 LED

USB 0/

/2/3

1

COM1

LAN1/2

Parrallel

HD
Audio

G
C

Port

JLAN1

LAN
TLR

S

Audio
CTRL

lot

Fan

S

7

lot

S

5

Slot

Slot

3

Slot

2

Slot

OR

JW

1

Slot

KB/
Mouse

Fan

6

UPER

CD1

SIM LP IPMI

6

PCI-Exp x16

PCI-33MHz

2

3

C

I

J

4

-E

CI

P

WD

J

X

-

CI

P

JPL2

JPL1

X

-

CI

P

X

-

CI

P

CPU

4-Pin

4-Pin

2

PWR

X

T

WR

P

DIMM

DIMM

DIMM

DIMM

DIMM

DIMM

DIMM 1

DI

MM

®

4

z

H

M

z

H

M

2

1

C

I

z

JPW2

4B (Ban

4

A (

3B (Ban

3

A (

2B (Bank 2)

2A (Bank 2)

B (B

1A (Bank 1)

A3+

D

2

C2

I

J

reen

G

(

CR

Z

Bank

Bank

ank

A

JPW1

k

4)

4

)

k

3)

3)

1)

Greencreek

ridg

B

h

Nort

attery

B

lot)

S

JL1

SATA

5

X7

2

C4

I

J

x

p

x

33

1

33

1

J

MH

00

1

PSF

7

Fan

J17

Fan 1

J3P

JAR

1

U

P

C

2

U

P

e

JBT1

PXH

MB

S

0

SATA

C

South
Bridge

SAS
Controller

/5

4

B

S

U

5

A

T

4

SA

SATA

3

2

SATA

1

SATA

OL

W

J

8-pin PWR

JPW3

Fan1

JF1

FP Control

Fan2

SPK

PW LED

L

E1

JOH1

SGP

I

O1

SGP

I

O

2

CPU

Fan2

Fan8

Fan3

y

ct Flash

IDE1

1

WF

J

F1

JC

Flopp

ompa
C

ACT0

AC

T4

-7

-3

SAS4-7

SAS0-3

JS10

Fan4

OH/Fan Fail LED

S

O

I

B

J

PS1

Ground

Power LED

HDD LED

A

B

NIC1 LED

NIC2 LED

C

PWR Fail LED

X

Ground

Ground

1920

NMI

X

Vcc

Vcc

Vcc

Vcc

Vcc

Vcc

Reset

Reset Button

Power Button

PWR

2

1

2-11

X7DA3+ User's Manual

Overheat/Fan Fail LED (OH)

Connect an LED to the OH/Fan Fail

connection on pins 7 and 8 of JF1 to

provide advanced warning of chassis

overheating or fan failure. Refer to the

table on the right for pin defi nitions.

Power Fail LED

The Power Fail LED connection is

located on pins 5 and 6 of JF1. Re-

fer to the table on the right for pin

defi nitions.

OH/Fan Fail LED

Pin Defi nitions (JF1)

Pin# Defi nition

7 Vcc

8 Ground

OH/Fan Fail Indicator

Status

State Defi nition

Off Normal

On Overheat

Flash-

Fan Fail

ing

PWR Fail LED

Pin Defi nitions (JF1)

Pin# Defi nition

5 Vcc

6 Ground

A. OH/Fan Fail LED

B. PWR Supply Fail

4-Pin

5

Fan

6

USB 0/

/2/3

1

COM1

LAN1/2

HD
Audio

Parrallel

Port

JLAN1

LA

G

TLR

C

S

Audio
CTRL

7

Slot

N

Slot

Slot

Slot

lot

S

Slot

JW

Slot

Fan

WR

P

DIMM 4

DIMM

DIMM 3B (

DIMM

DIMM 2

DIMM

DIMM 1B (Bank 1)

DIMM 1A (

®

PER X7DA3+

U

CD1

SIM LP IPMI

6

PCI-Exp x16

5

PCI-33MHz

2

2

4

C

I

J

3

C

I

J

4

4

x

p

x

E

-

CI

P

WD

J

3

z

H

M

33

1

X

CI-

P

JPL2

JPL1

2

z

H

M

33

1

X

CI-

P

2

1

C

I

J

OR

1

Z

z

H

M

00

1

X

-

CI

P

KB/
Mouse

24

JPW2

B

(

Bank

4A (Bank 4)

Bank 3

3A (Bank 3)

B (B

2A (Bank 2)

2

2

C

I

J

reen S

G

(

CR

-Pin

B

A

ank

ank 1)

lot)

T

B

attery

PWR

X

4)

2)

JPW1

)

Greencree

North Brid

JL1

CPU

PSF

7

Fan

J17

Fan 1

J3P

JAR

1

PU

C

k

e

g

JBT1

XH

P

SA

MB

S

0

1

SA

A

A

T

T

SA

SA

2

U

P

C

South

ge

Brid

SAS
Controller

/5

4

B

S

U

5

4

SATA

A

T

3

A

T

2

SA

A

T

L

O

W

J

8-pin PWR

JPW3

1

Fan

Ground

JF1

FP Control

2

Fan

SPK

Power LED

PW LED

L

E1

JOH1

HDD LED

SGP

I

O1

NIC1 LED

SGP

I

O

2

h

CPU

Fan2

Fan3

Fan8

1
DE

I

1

WF

J

1

F

JC

I

B

Floppy

S

O

ACT4

AC

T0-3

J

PS1

SAS

0

JS1

OH/Fan Fail LED

ompact Flas
C

PWR Fail LED

-7

-7

4

SAS0-3

Fan4

X

NIC2 LED

A

B

Ground

Ground

1920

NMI

X

Vcc

Vcc

Vcc

Vcc

Vcc

Vcc

Reset

Reset Button

Power Button

PWR

2

1

2-12

Chapter 2: Installation

Reset Button

The Reset Button connection is located

on pins 3 and 4 of JF1. Attach it to the

hardware reset switch on the computer

case. Refer to the table on the right for

pin defi nitions.

Power Button

The Power Button connection is located

on pins 1 and 2 of JF1. Momentarily

contacting both pins will power on/off

the system. This button can also be con-

fi gured to function as a suspend button

(with a setting in BIOS - see Chapter 4).

To turn off the power when set to suspend

mode, press the button for at least 4

seconds. Refer to the table on the right

for pin defi nitions.

Reset Button

Pin Defi nitions (JF1)

Pin# Defi nition

3 Reset

4 Ground

Power Button

Pin Defi nitions (JF1)

Pin# Defi nition

1 Signal

2 +3V Standby

A. Reset Button

B. PWR Button

6

USB 0/

/2

1

C

LAN1/2

/

OM1

Parrallel

HD
Audio

3

G
C

Port

JLAN1

LAN
TLR

Fan

UPER X7DA3+

S

Audio
CTRL

7

Slot

6

Slot

5

Slot

2

I

J

4

Slot

P

3

Slot

P

JPL1

2

Slot

P

OR

JW

1

lot

S

P

KB/

Mouse

5

Fan

CD1

SIM LP IPMI

PCI-Exp x16

PCI-33MHz

2

C

I

J

C3

p

x

-E

CI

WD

J

33

1

X

CI-

JPL2

33

1

X

-

CI

00

1

X

-

CI

4

4

x

M

M

J

M

4-Pin

24-Pin

A

WR

P

JPW2

DIMM

4B (Bank 4)

DIMM 4A (Bank 4)

DIMM

3B (Bank 3)

DIMM

3A (Bank 3)

D

I

MM 2B (Bank 2)

DIMM

2

A

(Bank 2

DIMM

1B (Bank 1)

DIMM

1A (Bank 1)

®

B

z

H

z

H

2

2

2

C

I

J

1

C

I

lot

reen S

G

(

CR

Z

z

H

PWR

X

T

)

atter

)

JPW1

Greencreek

North Bridg

y

JL

1

SATA

CPU

PSF

7

Fan

J17

Fan 1

J3P

JAR

1

PU

C

2

U

P

SATA

SATA

C

South
Bridge

SAS
Controller

/5

4

B

S

U

5

4

SATA

3

2

SATA

WOL

J

e

T1

JB

PXH

MB

S

0

1

SATA

8-pin PWR

JPW3

1

Fan

Ground

JF1

FP Control

Fan2

SPK

Power LED

PW LED

L

E1

JOH1

SGP

I

O1

SGP

CPU

Fan2

Fan8

Fan3

ct Flash

1

WF

J

F1

JC

Floppy

ompa
C

S

O

I

B

AC

T4-7

ACT0

-

3

J

PS

1

SAS4-7

SAS0-3

JS10

NIC1 LED

I

O

2

IDE1

OH/Fan Fail LED

PWR Fail LED

Fan4

X

HDD LED

NIC2 LED

Ground

Ground

1920

NMI

X

Vcc

Vcc

Vcc

Vcc

Vcc

Vcc

Reset

Reset Button

A

Power Button

PWR

2

1

B

2-13

X7DA3+ User's Manual

2-6 Connectors and Headers

ATX Power Connector

There are a 24-pin main power supply

connector(JPW1) and an 8-pin CPU

PWR connector (JPW3) on the moth-

erboard. These power connectors

meet the SSI EPS 12V specifi cation.

The 4-pin 12V PWR supply located at

JPW2 is also required to provide ad-

equate power to the system. See the

table on the right for pin defi nitions.

For the 8-pin PWR (JPW3), please

refer to the item listed below.

Processor Power Connector

In addition to the Primary ATX power

connector (above), the 12V 8-pin CPU

PWR connector at JPW3 must also

be connected to your power supply.

See the table on the right for pin

defi nitions.

ATX Power 24-pin Connector

Pin Defi nitions

Pin# Defi nition Pin # Defi nition

13 +3.3V 1 +3.3V

14 -12V 2 +3.3V

15 COM 3 COM

16 PS_ON 4 +5V

17 COM 5 COM

18 COM 6 +5V

19 COM 7 COM

20 Res (NC) 8 PWR_OK

21 +5V 9 5VSB

22 +5V 10 +12V

23 +5V 11 +12V

24 COM 12 +3.3V

Required Connection

12V 4-pin Power

Connector

Pin Defi nitions

Pins Defi nition

1 and 2 Ground

3 and 4 +12V

12V 8-pin Power Con-

Pins Defi nition

1 through 4 Ground

5 through 8 +12V

Required Connection

nector

Pin Defi nitions

KB/
M

USB
1/2/3

ouse

COM1

0

Parrallel

LAN1/2

HD
Audio

G
C

/

Port

JLAN1

AN

L
TLR

5

Fan

6

Fan

UPER X7DA3+

S

CD1

Audio
CTRL

7

Slot

SIM LP IPMI

6

Slot

PCI-Exp x16

5

Slot

PCI-33MHz

2

2

C4

I

J

C3

I

J

4

Slot

Exp x

PCI-

JWD

3

Slot

133 M

CI-X

P

JPL2

JPL1

2

Slot

133

-X

CI

P

WOR

J

1

Slot

100 M

CI-X

P

C

-Pin

-Pin

4

4

2

WR

P

JPW2

D

I

MM

4B

(B

D

IMM 4

A

(B

DIMM 3B (Bank

D

IMM 3A

(B

DIMM

2B

(Bank

D

IMM 2A

(B

D

IMM

1B (Ban

D

I

MM

1

A

(B

®

4

Hz

Hz

M

2

2

C2

I

J

C1

I

J

(Green

CR

Hz Z

T

A

ank

ank 4)

an

k

an

k 2

k

an

k 1

B

lot)

S

A

X PWR

4)

3)

3)

2)

1)

atter

)

)

G

North

y

JL

JPW1

reencree

Brid

1

SA

CPU
Fan 1

TA

J17

J3P

JAR

CPU1

k

e

g

JBT1

H

X

P

SATA4

SMB

0

1

SATA2

TA

SA

USB4/

SATA5

SA

2

U

CP

South

ge

rid

B

SAS
Controller

5

TA3

WOL

J

CPU

8-pin PWR

JPW3

Fan1

F1
J

FP Control

2

Fan

SPK

PW LED

LE1

JOH1

SG

P

IO1

SG

P

IO2

Fan2

Fan3

Fan8

Flash

y

ct

DE1

JWF1

F1

C

J

OS

I

B

JP

I

Flopp

ompa
C

ACT4-

7

AC

T

0-3

S

1

7

-

4

SAS

SAS0-3

0

S1

J

Fan4

A. 24-pin ATX PWR

B. 8-pin Processor PWR

C. 4-pin PWR

PSF

B

7

Fan

2-14

Chapter 2: Installation

Universal Serial Bus (USB)

There are six USB 2.0 (Universal Se-

rial Bus) ports/headers on the mother-

board. Four of them are Back Panel

USB ports (USB#0/1/2/3: JUSB1),

and the other two are Front Panel

USB headers (USB#4/5:JUSB2).

See the tables on the right for pin

defi nitions.

Chassis Intrusion

A Chassis Intrusion header is located

at JL1 on the motherboard. Attach the

appropriate cable from the chassis to

inform you of a chassis intrusion when

the chassis is opened.

Back Panel USB

(USB0/1/2/3)

Pin# Defi nitions

1 +5V

2 PO-

3PO+

4 Ground

5N/A

Front Panel USB

Pin Defi nitions (USB4)

USB4
Pin # Defi nition

USB5
Pin # Defi nition

1 +5V 1 +5V

2 PO- 2 PO-

3PO+ 3PO+

4 Ground 4 Ground

5 Key 5 No connection

Chassis Intrusion

Pin Defi nitions (JL1)

Pin# Defi nition

1 Intrusion Input

2 Ground

KB/
M

USB
1/2/3

ouse

COM1

LAN1/2

HD
Audio

/

0

Parrallel

Port

JLAN1

AN

L

G

TLR

C

5

Fan

6

Fan

A

UPER X7DA3+

S

CD1

Audio
CTRL

7

Slot

SIM LP IPMI

6

Slot

PCI-Exp x16

5

Slot

PCI-33MHz

2

2

C4

I

J

C3

I

J

4

Slot

Exp x

PCI-

JWD

3

Slot

133 M

CI-X

P

JPL2

JPL1

2

Slot

133

-X

CI

P

WOR

J

1

Slot

100 M

CI-X

P

-Pin

-Pin

4

4

2

WR

P

JPW2

D

I

MM

4B

(B

D

IMM 4

A

(B

DIMM 3B (Bank

D

IMM 3A

(B

DIMM

2B

(Bank

D

IMM 2A

(B

D

IMM

1B (Ban

D

I

MM

1

A

(B

®

4

Hz

Hz

M

2

2

C2

I

J

C1

I

J

(Green S

CR

Hz Z

A

ank

ank 4)

an

k

an

k 2

k

an

k 1

B

lot)

X PWR

T

4)

3)

3)

2)

1)

atter

C

)

)

G

North

y

JL

JPW1

reencree

Brid

1

SA

CPU
Fan 1

TA

PSF

7

Fan

J17

J3P

JAR

CPU1

k

e

g

JBT1

H

X

P

SATA4

SMB

0

1

SATA2

TA

SA

B

USB4/

SATA5

SA

2

U

CP

South

ge

rid

B

SAS
Controller

5

TA3

WOL

J

CPU

8-pin PWR

JPW3

Fan1

1
F
J

FP Control

2

Fan

SPK

PW LED

LE1

JOH1

SG

P

IO1

SG

P

IO2

Fan2

Fan3

Fan8

Flash
ct

JWF1

F1

C

J

OS

I

B

JP

IDE1

Floppy

ompa
C

ACT4-

7

AC

T

0-3

S

1

7

-

4

SAS

SAS0-3

0

S1

J

Fan4

A. Back panel USB Ports

01/2/3

B. Front Panel USB 4/5

C. Chassis Intrusion

2-15

X7DA3+ User's Manual

G

F

E

D

H

Fan Headers

The X7DA3+ has eight chassis/system

fan headers (Fan1 to Fan8), including

two CPU Fans (Fans 7/8). (Note: Pins

1-3 of 4-pin fan headers are backward

compatible with the traditional 3-pin

fans). See the table on the right for pin

defi nitions. (The onboard fan speeds

are controlled by Thermal Manage-

ment via BIOS Hardware Monitor

in the Advanced Setting

Manufacturer Default is set to Dis-

abled to allow the fans to constantly

run at the full speed. When using

Thermal Management setting, please

use all 3-pin fans or all 4-pin fans on

the motherboard.)

. Note: The

Fan Header

Pin Defi nitions (Fan1-8)

Pin# Defi nition

1 Ground

2 +12V

3 Tachometer

4 Pulse Width Modulation

KB/
M

USB
1/2/3

ouse

COM1

Parrallel

LAN1/2

HD
Audio

0

Port

JLAN1

L

G

TLR

C

Fan

/

S

Audio
CTRL

7

Slot

AN

Slot

5

Slot

Slot

3

Slot

2

Slot

WOR

J

1

Slot

-Pin

-Pin

4

4

WR

P

D

D

JPW2

I

MM

IMM 4

4B

2

(B

A

(B

5

Fan

6

DIMM 3B (Bank

D

IMM 3A

(B

DIMM

2B

(Bank

D

IMM 2A

(B

D

IMM

1B (Ban

D

I

MM

1

A

(B

®

UPER X7DA3+

CD1

SIM LP IPMI

6

PCI-Exp x16

PCI-33MHz

2

2

C4

I

J

C3

I

J

4

4

Exp x

PCI-

JWD

Hz

133 M

CI-X

P

JPL2

JPL1

Hz

M

133

-X

CI

P

CI-X

P

100 M

2

2

C2

I

J

C1

I

J

(Green S

CR

Hz Z

T

A

ank

ank 4)

an

k

an

k 2

k

an

k 1

B

lot)

X PWR

4)

3)

3)

2)

atter

1)

)

)

G

North

y

JL

JPW1

reencree

Brid

1

SA

TA

CPU
Fan 1

PSF

7

Fan

J17

J3P

JAR

CPU1

k

e

g

JBT1

H

PX

SATA4

SMB

0

1

SATA2

TA

SA

USB4/

SAT

SA

2

U

CP

South

ge

rid

B

SAS
Controller

5

5

A

TA3

WOL

J

CPU

8-pin PWR

A

JPW3

Fan1

1

B

JF

FP Control

2

Fan

SPK

PW LED

LE1

JOH1

SG

P

IO1

SG

P

IO2

C

Fan2

F1

C

J

B

h

Fan3

Fan8

y

DE1

JWF1

OS

I

JP

I

Flopp

ompact Flas
C

ACT4-

7

AC

T

0-3

S

1

7

-

4

SAS

SAS0-3

0

S1

J

Fan4

A. Fan 1

B. Fan 2

C. Fan 3

D. Fan 4

E. Fan 5

F. Fan 6

G. Fan 7 (CPU Fan 1)

H. Fan 8 (CPU Fan 2)

2-16

Chapter 2: Installation

ATX PS/2 Keyboard and
PS/2 Mouse Ports

The ATX PS/2 keyboard and the PS/2

mouse are located at JKM1. See the

table on the right for pin defi nitions.

(The mouse port is above the key-

board port. See the table on the right

for pin defi nitions.)

Serial Port

COM1 is a connector located at

JCOM1 on the IO Backpanel. See the

table on the right for pin defi nitions.

PS/2 Keyboard and

Mouse Port Pin

Defi nitions

Pin# Defi nition

1Data

2NC

3 Ground

4 VCC

5 Clock

6NC

Serial Port Pin Defi nitions

(COM1)

Pin # Defi nition Pin # Defi nition

1 CD 6 DSR

2RD 7RTS

3TD 8CTS

4DTR 9 RI

5 Ground 10 NC

KB
M

U
1/2/3

COM1

/

ouse

B

S

Parrallel

LAN1/2

HD
Audio

G
CTLR

0

Port

JLAN1

L

Fan

A

/

B

UPER X7DA3+

S

Audio
CTRL

7

Slot

AN

Slot

5

lot

S

Slot

3

Slot

2

Slot

WOR

J

1

Slot

Fan

6

CD1

SIM LP IPMI

6

PCI-Exp x16

PCI-33MHz

2

J

C3

I

J

4

Exp x4

PCI-

JWD

CI-X

P

JPL2

JPL1

X

-

CI

P

CI-X

P

5

I

133

133 M

1

2

C4

00

-Pin

4

WR

P

JPW2

DIMM

D

IMM 4A

DIMM 3

D

IMM 3A (B

D

IMM

D

IMM 2A (B

DIMM 1B

D

IMM 1A (B

®

Hz

M

Hz

2

I

J

C1

I

J

CR

Z

Hz

M

4B

B (Bank

2B (Ban

2

C2

(G

-Pin

4

2

(Bank

(

B

an

ank 3)

ank 2)

(Bank 1)

ank 1)

S

reen

( NC: No Connection.)

CPU

PWR

X

AT

Fan 1

JPW1

4)

k

4)

3

)

k

2)

reencreek

G

e

g

Brid

h

Nort

attery

B

lot)

JL

1

TA0

SA

SMB

PSF

7

Fan

J17

J3P

JAR

1

U

CP

CPU2

JBT1

H

X

P

TA1

SA

South
Bridge

SAS
Controller

USB4/5

5

TA

4

SA

TA

SA

3

A

T

SA

TA2

SA

WOL

J

CPU

8-pin PWR

JPW3

Fan1

1
F
J

FP Control

2

Fan

SPK

A. Keyboard/Mouse

PW LED

B. COM1

LE

1

JOH1

SG

P

IO1

SG

P

IO2

Fan2

Fan3

Fan8

Flash
ct

DE1

JWF1

1

F

C

J

S

O

I

B

JP

I

Floppy

ompa
C

AC

T

4-7

ACT0

-3

S

1

SAS4-7

SAS0-3

0

S1

J

Fan4

2-17

X7DA3+ User's Manual

Wake-On-Ring

The Wake-On-Ring header is des-

ignated JWOR. This function allows

your computer to receive and be

"woken up" by an incoming call to

the modem when the system is in

the suspend state. See the table on

the right for pin defi nitions. You must

have a Wake-On-Ring card and cable

to use this feature.

Wake-On-LAN

The Wake-On-LAN header is located

at JWOL on the motherboard. See the

table on the right for pin defi nitions.

(You must also have a LAN card with

a Wake-On-LAN connector and cable

to use this feature.)

Wake-On-Ring
Pin Defi nitions

(JWOR)

Pin# Defi nition

1 Ground

2 Wake-up

Wake-On-LAN

Pin Defi nitions

(JWOL)

Pin# Defi nition

1 +5V Standby

2 Ground

3 Wake-up

KB/
M

USB
1/2/3

ouse

C

0

OM1

Parrallel

LAN1/2

HD
Audio

G
CTLR

/

Port

JLAN1

LAN

5

Fan

6

Fan

UPER X7DA3+

S

CD1

Audio
CTRL

7

Slot

SIM LP IPMI

6

Slot

PCI-Exp x16

5

Slot

PCI-33MHz

2

2

C4

I

J

C3

I

J

4

Slot

p

Ex

PCI-

D

JW

3

Slot

133

-X

CI

P

JPL2

JPL1

lot2

S

133 M

CI-X

P

WOR

J

A

1

Slot

100 M

CI-X

P

-Pin

4

WR

P

JPW2

DIMM

D

IMM 4A (B

DIMM

D

IMM 3A

DIMM 2B

D

IMM 2

D

I

MM

D

IMM 1

®

4

x

Hz

M

Hz

2

C1

I

J

Hz ZCR

4

3B (Ban

1B (Ban

2

C2

I

J

-Pin

4

2

B (Bank

ank 4)

(B

an

(Bank

A

(B

an

A (Ban

(Green S

CPU

X PWR

T

A

Fan 1

JPW1

4)

k

3)

k

3)

2)

k 2

)

k

1)

k 1)

reencreek

G

e

g

Brid

North

attery

B

lot)

JL1

0

TA

SA

SMB

Fan

SA

J3P

JBT1

PSF

7

J17

JAR

CPU1

CPU2

outh

S

ge

Brid

H

PX

U

SATA5

SATA4

2

SA

A

1

SAT

TA

SAS
Controller

5

4/

B

S

B

TA3

WOL

J

CPU

8-pin PWR

JPW3

Fan1

F1
J

FP Control

2

Fan

SPK

PW LED

LE1

JOH1

SG

P

IO1

SG

P

IO2

Fan2

Fan3

Fan8

Flash

y

ct

DE1

S

ACT0-3

1

ACT4

S1

J

Flopp

-7

SAS4-7

SAS0-

0

ompa
C

I

3

Fan4

JWF1

F1

C

J

OS

I

B

JP

A. WOR

B. WOL

2-18

Chapter 2: Installation

GLAN 1/2 (Giga-bit Ethernet
Ports)

Two G-bit Ethernet ports are located

at JLAN1 on the IO backplane. This

port accepts RJ45 type cables.

Power LED/Speaker

On the JD1 header, pins 1-3 are for

a power LED and pins 4-7 are for the

speaker. See the table on the right

for speaker pin defi nitions. Note: The

speaker connector pins are to be

used with an external speaker. If you

wish to use the onboard speaker, you

should close pins 6-7 with a jumper.

GLAN1

GLAN2

Speaker Connector

Pin Setting Defi nition

Pins 6-7 Internal Speaker

Pins 4-7 External Speaker

KB/
M

USB
1/2/3

COM1

ouse

Parrallel

LAN1/2

HD
Audio

G
C

0

Port

JLAN1

L

TLR

Fan

/

UPER X7DA3+

S

A

Audio
CTRL

7

Slot

AN

Slot

5

Slot

Slot

3

Slot

2

Slot

WOR

J

1

Slot

Fan

6

CD1

SIM LP IPMI

6

PCI-Exp x16

PCI-33MHz

2

J

C3

I

J

4

Exp x

PCI-

JWD

CI-X

P

JPL2

JPL1

-X

CI

P

CI-X

P

-Pin

4

5

WR

P

JPW2

D

I

MM

D

IMM 4

DIMM 3B (Bank

D

IMM 3A

DIMM

D

IMM 2A

D

IMM

D

I

MM

®

2

C4

I

4

Hz

133 M

Hz

M

133

2

2

I

J

C1

I

J

CR

Hz Z

100 M

2

4B

(B

A

(B

(B

2B

(Bank

(B

1B (Ban

1

A

(B

C2

(Green S

-Pin

4

A

ank

ank 4)

an

k

an

k 2

k

an

k 1

B

lot)

X PWR

T

4)

3)

3)

2)

1)

atter

)

)

G

North

y

JL

JPW1

reencree

Brid

1

SA

CPU
Fan 1

TA

PSF

7

Fan

J17

J3P

JAR

CPU1

k

e

g

JBT1

H

X

P

SATA4

SMB

0

1

SATA2

TA

SA

USB4/

SATA5

SA

2

U

CP

South

ge

rid

B

SAS
Controller

5

TA3

WOL

J

CPU

8-pin PWR

JPW3

Fan1

1
F
J

FP Control

2

Fan

SPK

PW LED

LE1

JOH1

SG

P

IO1

SG

P

IO2

Fan2

Fan3

Fan8

Flash
ct

DE1

JWF1

F1

C

J

OS

I

B

JP

I

Floppy

ompa
C

ACT4-

7

AC

T

0-3

S

1

7

-

4

SAS

SAS0-3

0

S1

J

Fan4

A. GLAN1/2

B

B. PWR LED/Speaker

2-19

X7DA3+ User's Manual

Power Fault (PWR Supply
Failure)

Connect a cable from your power

supply to the Power Fail header

(PSF) to provide warning of power

supply failure. This warning signal is

passed through the PWR_LED pin

to indicate of a power failure on the

chassis. See the table on the right for

pin defi nitions.

PWR Supply Fail LED

Pin Defi nitions

Pin# Defi nition

1 PWR 1: Fail

2 PWR 2: Fail

3 PWR 3: Fail

4 Signal: Alarm Reset

Note: This feature is only available when using

Supermicro redundant power supplies.

Overheat LED/Fan Fail
(JOH1)

The JOH1 header is used to connect

an LED to indicate chassis overheat-

ing. This LED blinks when there is a

fan failure. Refer to the table on right

for pin defi nitions.

K
M

USB
1/2/3

B/

ouse

COM1

0

Parrallel

LAN1/2

HD
Audio

G
C

/

Port

JLAN1

LAN

LR

T

5

Fan

6

Fan

UPER X7DA3+

S

CD1

Audio
CTRL

7

Slot

SIM LP IPMI

6

lot

S

PCI-Exp x16

5

Slot

PCI-33MHz

2

2

C4

I

J

3

C

I

J

4

Slot

Exp x4

PCI-

JWD

3

Slot

133 M

CI-X

P

JPL2

JPL1

2

Slot

133

-X

CI

P

WOR

J

1

Slot

100 M

CI-X

P

-Pin

4

2

WR

P

JPW2

D

IMM

4B (Ban

D

I

MM

4

A

(B

DIMM 3B

(Bank

D

IMM 3A

(

DIMM

2

B (Bank 2)

D

IMM 2A

(B

DIMM 1B (Ban

D

IMM 1A

(B

®

Hz

Hz

M

2

2

C2

I

J

C1

I

J

(Green

CR

Hz Z

-Pin

4

B

an

ank 3)

an

an

S

CPU
Fan 1

7

Fan

J17

J3P

JAR

X PWR

AT

JPW1

k

4)

k 4

)

3)

k

2)

k

1)

k

1)

k

reencree

G

e

g

Brid

North

y

atter

B

BT1

J

H

PX

)

lot

B

SM

JL

1

0

1

A

A

T

SAT

SA

SATA4

SATA2

Overheat LED

Pin Defi nitions

Pin# Defi nition

1 5vDC

2 OH Active

OH/Fan Fail LED

State Message

Solid Overheat

Blinking Fan Fail

PSF

A

CPU1

2

U

CP

South

ge

rid

B

SAS
Controller

5

USB4/

SATA5

TA3

SA

WOL

J

CPU

8-pin PWR

JPW3

Fan1

F1
J

FP Control

2

Fan

SPK

PW LED

LE1

JOH1

SG

P

IO1

SG

P

IO2

Fan2

Fan3

Fan8

Flash

y

ct

DE1

I

1

JWF

1

F

C

J

Flopp

ompa
C

OS

I

B

ACT4-

7

AC

T

0-3

JP

S

1

7

-

4

SAS

3

-

0

SAS

0

S1

J

Fan4

A. Power Fault

B. Overheat LED

B

2-20

Chapter 2: Installation

SMB

A System Management Bus header is

located at J18. Connect the appropri-

ate cable here to utilize SMB on your

system.

Power SMB (I2 C) Connector

Power SMB (I2 C) Connector (J17)

monitors onboard power supply, fan

and system temperature. See the

table on the right for pin defi nitions.

SMB Header

Pin Defi nitions

Pin# Defi nition

1Data

2 Ground

3 Clock

4 No Connection

PWR SMB

Pin Defi nitions

Pin# Defi nition

1 Clock

2Data

3 PWR Fail

4 Ground

5 +3.3V

K
M

B/

USB
1/2/3

COM1

ouse

Parrallel

LAN1/2

HD
Audio

G
C

0

Port

JLAN1

LAN

T

Fan

/

UPER X7DA3+

S

Audio
CTRL

7

Slot

lot

S

LR

5

Slot

Slot

3

Slot

2

Slot

WOR

J

1

Slot

Fan

6

CD1

SIM LP IPMI

6

PCI-Exp x16

PCI-33MHz

2

J

3

C

I

J

4

Exp x4

PCI-

JWD

CI-X

P

JPL2

JPL1

-X

CI

P

CI-X

P

-Pin

4

5

WR

P

D

IMM

D

I

MM

DIMM 3B

DIMM 3A

DIMM

D

IMM 2A

DIMM 1B (Ban

D

IMM 1A

®

2

C4

I

Hz

133 M

Hz

M

133

2

C1

I

J

Hz Z

100 M

JPW2

I

J

CR

2

C2

4B (Ban

4

2

(Green S

-Pin

4

2

AT

k

A

(B

an

k 4

(Bank

(

B

ank 3)

B (Bank 2)

(B

an

k

k

(B

an

k

B

lot

X PWR

4)

3)

2)

1)

1)

atter

)

)

G

North

y

JL

JPW1

reencree

Brid

1

SAT

CPU
Fan 1

B

PSF

7

Fan

J17

J3P

JAR

CPU1

k

e

g

BT1

J

H

PX

A

SATA4

B

SM

0

1

SATA2

A

A

T

SA

USB4/

SATA5

SA

2

U

CP

South

ge

rid

B

SAS
Controller

5

TA3

WOL

J

CPU

8-pin PWR

JPW3

Fan1

1
F
J

FP Control

2

Fan

SPK

PW LED

LE1

JOH1

SG

P

IO1

SG

P

IO2

Fan2

Fan3

Fan8

Flash
ct

DE1

I

1

JWF

1

F

C

J

Floppy

ompa
C

OS

I

B

ACT4-

7

AC

T

0-3

JP

S

1

7

-

4

SAS

3

-

0

SAS

0

S1

J

Fan4

A. SMB

B. PWR SMB

2-21

X7DA3+ User's Manual

Compact Flash Card PWR
Connector

A Compact Flash Card Power Connector is

located at JWF1. For the Compact Flash Card

to work properly, you will need to confi gure

the Jumper-JCF1 properly and connect a

Compact Flash Card power cable to JWF1

fi rst. Refer to the board layout below for

the location.

SGPIO Headers

There are two SGPIO (Serial General Purpose

Input/Output) headers (J29, J30) located on

the motherboard. These headers support

serial link interfaces for the onboard SATA

connectors. See the table on the right for pin

defi nitions. Refer to the board layout below

for the location.

Compact Flash Card PWR

Connector

Jumper Defi nition

On Compact Flash

Power On

Off Compact Flash

Power Off

SGPIO

Pin Defi nitions

Pin# Defi nition Pin Defi nition

1NC 2 NC

3 Ground 4 DATA Out

5 Load 6 Ground

7 Clock 8 NC

Note: NC= No Connections

K
M

USB
1/2/3

B/

ouse

COM1

0

Parrallel

LAN1/2

HD
Audio

G
C

/

Port

JLAN1

LAN

LR

T

5

Fan

6

Fan

UPER X7DA3+

S

CD1

Audio
CTRL

7

Slot

SIM LP IPMI

6

lot

S

PCI-Exp x16

5

Slot

PCI-33MHz

2

2

C4

I

J

3

C

I

J

4

Slot

Exp x4

PCI-

JWD

3

Slot

133 M

CI-X

P

JPL2

JPL1

2

Slot

133

-X

CI

P

WOR

J

1

Slot

100 M

CI-X

P

-Pin

4

2

WR

P

JPW2

D

IMM

4B (Ban

D

I

MM

4

A

(B

DIMM 3B

(Bank

D

IMM 3A

(

DIMM

2

B (Bank 2)

D

IMM 2A

(B

DIMM 1B (Ban

D

IMM 1A

(B

®

Hz

Hz

M

2

2

C2

I

J

C1

I

J

(Green

CR

Hz Z

-Pin

4

B

AT

k

an

k 4

ank 3)

an

k

k

an

k

B

lot

S

X PWR

4)

3)

2)

1)

1)

atter

)

)

G

North

y

JL

JPW1

reencree

Brid

1

SAT

CPU
Fan 1

PSF

7

Fan

J17

J3P

JAR

CPU1

k

e

g

BT1

J

H

PX

SATA4

B

SM

0

1

SATA2

A

A

T

SA

USB4/

SATA5

SA

2

U

CP

South

ge

rid

B

SAS
Controller

5

TA3

WOL

J

CPU

8-pin PWR

JPW3

Fan1

F1
J

FP Control

2

Fan

SPK

PW LED

LE1

JOH1

SG

P

IO1

SG

P

IO2

Fan2

Fan3

Fan8

Flash

y

ct

DE1

I

1

JWF

1

F

C

J

A

Flopp

ompa
C

OS

I

B

ACT4-

7

AC

T

0-3

JP

S

1

7

-

4

SAS

3

-

0

SAS

0

S1

J

Fan4

A. Compact Flash PWR

B. SGPIO 1

C. SGPIO 2

B

C

2-22

High Defi nition Audio (HD Audio)

The X7DA3+ features a 7.1+2 Channel High

Defi nition Audio (HDA) (JC1) codecs that provide

10DAC channels, simultaneously supporting 7.1

sound playback with 2 channels of independent

stereo sound output (multiple streaming) through

the front panel stereo out (for front L&R, rear

L&R), center and subwoofer speakers. Use the

advanced software included in the CD-ROM that

came with your motherboard and enable the

Audio settings in the BIOS to use this feature.

Sound is then output through the Line In, Line

Out and MIC jacks (see the graphics at right).

Be sure to enable this function in the BIOS to

use this feature.

Orange:
CEN/LFE

Black: Back
Surround

Grey: Side
Surround

Chapter 2: Installation

Blue: Line-In

Green:Front

Pink: Mic-In

CD Connector

A CD connectors (CD1) is located below the

memory modules. See the tables on the right

for pin defi nitions.

KB/

ouse

M

USB

1/2/3

COM1

LAN1/2

0

Parrallel

HD
Audio

G
C

/

Port

JLAN1

AN

L
TLR

Audio
CTRL

Slot

Fan

S

A

7

Slot

Slot

Slot

3

Slot

2

Slot

WOR

J

1

Slot

-Pin

4
P

D

D

WR

I

MM

IMM 4

JPW2

4B

2

(B

A

(B

5

Fan

6

DIMM 3B (Bank

D

IMM 3A

(B

DIMM

2B

D

IMM 2A

(B

D

IMM

1B (Ban

D

I

MM

1

A

(B

®

UPER X7DA3+

B

CD1

SIM LP IPMI

6

PCI-Exp x16

5

PCI-33MHz

2

2

C4

I

J

C3

I

J

4

4

Exp x

PCI-

JWD

Hz

133 M

CI-X

P

JPL2

JPL1

Hz

M

133

-X

CI

P

CI-X

P

100 M

2

2

C2

I

J

C1

I

J

(Green S

CR

Hz Z

-Pin

4

ank

ank 4)

an

(Bank

an

an

CPU

X PWR

T

A

Fan 1

JPW1

4)

3)

k

3)

2)

k 2

)

k

1)

k 1

)

k

reencree

G

e

g

Brid

North

y

atter

B

lot)

SMB

JL

1

0

TA

SA

PSF

7

Fan

J17

J3P

JAR

CPU1

CP

JBT1

H

PX

1

TA

SA

SATA4

SATA2

USB4/

SAT

SA

South

ge

rid

B

5

5

A

TA3

WOL

J

U

2

SAS
Controller

CPU

CD1 Pin Defi nition

Pin# Defi nition

1Left

2 Ground

3 Ground

4 Right

8-pin PWR

JPW3

Fan1

1
JF

FP Control

2

Fan

SPK

PW LED

LE1

JOH1

SG

P

IO1

SG

P

IO2

Fan2

F1

C

J

B

h

Fan3

Fan8

y

DE1

JWF1

OS

I

JP

I

Flopp

ompact Flas
C

ACT4-

7

AC

T

0-3

S

1

7

-

4

SAS

SAS0-3

0

S1

J

Fan4

A. HD Audio

B. CD1

2-23

X7DA3+ User's Manual

Connector

Pins

Jumper

Cap

Setting

2-7 Jumper Settings

Explanation of
Jumpers

To modify the operation of the

motherboard, jumpers can be used

to choose between optional settings.

Jumpers create shorts between two

pins to change the function of the

connector. Pin 1 is identifi ed with a

square solder pad on the printed circuit

board. See the motherboard layout

pages for jumper locations.

Note: On two pin jumpers, "Closed"

means the jumper is on and "Open"

3 2 1

3 2 1

Pin 1-2 short

means the jumper is off the pins.

GLAN Enable/Disable

JPL1/JPL2 enable or disable GLAN

Port1 and GLAN Port2 on the moth-

erboard. See the table on the right for

jumper settings. The default setting

is enabled.

K
M

U
1

B/

ouse

SB 0
/2/3

COM1

LAN1/2

HD
Audio

/

Parrallel

Port

JLAN1

LAN

G

LR

T

C

5

Fan

6

Fan

UPER X7DA3+

S

CD1

Audio

CTRL

7

Slot

SIM LP IPMI

6

lot

S

PCI-Exp x16

5

Slot

PCI-33MHz

2

2

C4

I

J

3

C

I

J

4

Slot

Exp x4

PCI-

JWD

3

Slot

A

133 M

-X

CI

P

B

JPL2

JPL1

2

Slot

133

-X

CI

P

WOR

J

1

Slot

100 M

CI-X

P

-Pin

-Pin

4

4

2

WR

P

JPW2

D

IMM

4B (Ban

D

IMM 4A

(B

an

DIMM 3B (Bank 3)

D

IMM 3A (B

ank 3)

DIMM 2

B

(B

IMM 2A

ank

(B

an

D

DIMM 1B (Ban

D

IMM 1A (Ban

®

Hz

Hz

M

2

2

C2

I

J

C1

I

J

Hz Z

CR

(Green

S

CPU

X PWR

AT

JPW1

k

4)

k 4

)

2

)

k

2)

k

1)

k

1)

reencree

G

North

y

atter

B

)

lot

JL

7

Fan

J17

Fan 1

J3P

JAR

k

e

g

Brid

BT1

J

H

X

P

SATA4

B

SM

1

0

1

SATA2

A

A

SAT

SAT

GLAN Enable

Pin# Defi nition

1-2 Enabled (default)

2-3 Disabled

PSF

CPU1

2

U

P

C

South

ge

rid

B

SAS
Controller

5

USB4/

TA5

SA

3

TA

SA

WOL

J

CPU

8-pin PWR

JPW3

Fan1

1
F
J

FP Control

2

Fan

SPK

PW LED

L

E1

JOH1

SG

P

IO1

SG

P

IO2

Fan2

Fan3

Fan8

Flash
ct

DE1

I

1

JWF

1

F

C

J

Floppy

ompa
C

OS

I

B

ACT4-

7

AC

T

0-3

JP

S

1

7

SAS4-

3

-

0

SAS

0

S1

J

Fan4

A. GLAN Port1 Enable

B. GLAN Port2 Enable

2-24

Chapter 2: Installation

CMOS Clear

JBT1 is used to clear CMOS. Instead of pins, this "jumper" consists of contact pads

to prevent the accidental clearing of CMOS. To clear CMOS, use a metal object such

as a small screwdriver to touch both pads at the same time to short the connection.

Always remove the AC power cord from the system before clearing CMOS.

Note: For an ATX power supply, you must completely shut down the system, remove

the AC power cord and then short JBT1 to clear CMOS.

Watch Dog Enable/Disable

Watch Dog is a system monitor that can reboot

the system when a software application hangs.

Close Pins 1-2 to reset the system if an applica-

tion hangs. Close Pins 2-3 to generate a non-

maskable interrupt signal for the application that

hangs. See the table on the right for jumper set-

tings. Watch Dog must also be enabled in the

BIOS.

K
M

U
1/2/3

B/
ouse

B

S

COM1

Parrallel

LAN1/2

HD
Audio

0

G
C

/

Port

JLAN1

LAN

R

TL

Audio
CTRL

Slot

Fan

S

7

Slot

Slot

Slot

3

Slot

2

Slot

WOR

J

1

Slot

-Pin

4
P

D

D

WR

I

MM

IMM 4

JPW2

4B

2

A

(B

5

Fan

6

DIMM 3B

D

IMM 3A

(

DIMM 2B

D

IMM 2A

D

IMM

1B (Ban

D

IMM 1A

®

UPER X7DA3+

CD1

SIM LP IPMI

6

PCI-Exp x16

5

PCI-33MHz

2

2

C4

I

J

C3

I

J

4

4

Exp x

PCI-

JWD

B

Hz

133 M

-X

CI

P

JPL2

JPL1

z

H

M

133

-X

CI

P

CI-X

P

100 M

2

2

C2

I

J

C1

I

J

(Green

CR

Hz Z

-Pin

4

(B

ank

an

(Bank

B

ank 3)

(Ban

(B

(B

CPU

X PWR

T

A

Fan 1

JPW1

4)

k 4

)

3)

k

2)

an

k 2

)

k

1)

an

k 1

)

k

reencree

G

e

g

Brid

North

y

atter

B

)

lot

S

SMB

JL

1

0

TA

SA

Fan

SA

J3P

JBT1

PSF

7

J17

JAR

CPU1

2

U

CP

A

South

ge

rid

B

H

X

P

USB4/

SA

SATA4

2

SA

A

1

SAT

TA

SAS
Controller

5

TA5

TA3

L

O

W

J

CPU

Watch Dog

Jumper Settings (JWD)

Jumper Setting Defi nition

Pins 1-2 Reset

(default)

Pins 2-3 NMI

Open Disabled

8-pin PWR

JPW3

Fan1

1
JF

FP Control

Fan2

SPK

PW LED

LE1

SG

P

IO1

SG

P

IO2

Fan2

Fan3

Fan8

Flash
ct

JWF1

1

F

C

J

OS

I

B

JP

IDE1

Floppy

ompa
C

ACT4-

7

AC

T

0-3

S

1

7

-

4

SAS

-

SAS0

0

S1

J

Fan4

A. Clear CMOS

B. Watch Dog Enable

JOH1

3

2-25

X7DA3+ User's Manual

3rd PWR Supply PWR Fault
Detect (J3P)

The system can notify you in the event

of a power supply failure. This feature is

available when three power supply units

are installed in the chassis with one act-

ing as a backup. If you only have one

or two power supply units installed, you

should disable this (the default setting)

with J3P to prevent false alarms.

SAS Controller Enable/
Disable

JPS1 enables or disables the AIC

9140W Adaptec SAS Controller on the

motherboard. See the table on the right

for jumper settings. The default setting

is enabled.

3rd PWR Supply PWR Fault

Jumper Settings

Jumper Setting Defi nition

Closed Enabled

Open Disabled (Default)

SAS Controller Enable

Jumper Settings

Jumper Setting Defi nition

Pins 1-2 Enabled

(default)

Pins 2-3 Disabled

K
M

U
1

B/

ouse

COM1

0

B

S

/2/3

Parrallel

LAN1/2

HD
Audio

G
C

/

Port

JLAN1

LAN

LR

T

Audio
CTRL

Slot

Fan

S

7

lot6

S

5

Slot

Slot

3

Slot

2

Slot

WOR

J

1

Slot

-Pin

-Pin

4

4

WR

P

D

IMM

D

IMM 4A

DIMM

JPW2

2

4B (Ban

(B

3B

(Bank

5

Fan

6

DIMM 3A (B

DIMM

2

B

(B

D

IMM 2A

(B

DIMM 1B (Ban

D

IMM 1A

(B

®

UPER X7DA3+

CD1

SIM LP IPMI

PCI-Exp x16

PCI-33MHz

2

2

C4

I

J

3

C

I

J

4

Exp x4

PCI-

JWD

Hz

133 M

CI-X

P

JPL2

JPL1

Hz

M

133

-X

CI

P

CI-X

P

100 M

2

2

C2

I

J

C1

I

J

(Green S

CR

Hz Z

AT

k

an

k 4

ank 3)

ank 2)

an

k

k

an

k

B

lot

X PWR

4)

3)

2)

1)

1)

atter

)

)

G

North

y

JL

JPW1

reencree

Brid

1

SAT

CPU
Fan 1

A

PSF

7

Fan

J17

J3P

JAR

CPU1

k

e

g

BT1

J

H

X

P

SATA4

B

SM

0

1

SATA2

A

A

SAT

USB4/

SA

SA

2

U

P

C

South

ge

rid

B

SAS
Controller

5

TA5

3

TA

WOL

J

CPU

8-pin PWR

JPW3

Fan1

F1
J

FP Control

2

Fan

SPK

PW LED

LE1

JOH1

SG

P

IO1

SG

P

IO2

Fan2

Fan3

Fan8

Flash

y

ct

DE1

I

1

JWF

1

F

C

J

Flopp

ompa
C

OS

I

B

ACT4-

7

B

AC

T

0-3

JP

S

1

7

SAS4-

3

-

0

SAS

JS10

Fan4

A. 3rd PWR Fail

B. SAS Enable

2-26

Chapter 2: Installation

Compact Flash Master/Slave
Select

A Compact Flash Master/Slave Select

Jumper is located at JCF1. Close this

jumper to enable Compact Flash Card.

For the Compact Flash Card or the

Compact Flash Jumper (JCF1) to work

properly, you will need to connect the

Compact Flash Card power cable to JWF1

fi rst. Refer to the board layout below for

the location.

Alarm Reset

If three power supplies are installed

and Alarm Reset (JAR) is enabled, the

system will notify you when any of the

three power modules fails. Connect JAR

to a micro-switch to enable you to turn

off the alarm that is activated when a

power module fails. See the table on the

right for pin defi nitions.

Compact Flash Card Master/

Slave Select

Jumper Defi nition

Open Slave

Closed Master

Alarm Reset

Pin Setting Defi nition

Pin 1 Ground

Pin 2 +5V

KB/
M

USB
1/2/3

COM1

ouse

Parrallel

LAN1/2

HD
Audio

G
C

0

Port

JLAN1

L

TLR

Fan

/

UPER X7DA3+

S

Audio
CTRL

7

Slot

AN

Slot

5

Slot

Slot

3

Slot

2

Slot

WOR

J

1

Slot

Fan

6

CD1

SIM LP IPMI

6

PCI-Exp x16

PCI-33MHz

2

J

C3

I

J

4

Exp x

PCI-

JWD

CI-X

P

JPL2

JPL1

-X

CI

P

CI-X

P

-Pin

4

5

WR

P

JPW2

D

I

MM

D

IMM 4

DIMM 3B (Bank

D

IMM 3A

DIMM

D

IMM 2A

D

IMM

D

I

MM

®

2

C4

I

4

Hz

133 M

Hz

M

133

2

2

I

J

C1

I

J

CR

Hz Z

100 M

2

4B

(B

A

(B

(B

2B

(Bank

(B

1B (Ban

1

A

(B

C2

(Green S

-Pin

4

A

ank

ank 4)

an

k

an

k 2

k

an

k 1

B

lot)

X PWR

T

4)

3)

3)

2)

1)

atter

)

)

G

North

y

JL

JPW1

reencree

Brid

1

SA

CPU
Fan 1

TA

PSF

7

Fan

J17

J3P

JAR

B

CPU1

k

e

g

JBT1

H

X

P

SATA4

SMB

0

1

SATA2

TA

SA

USB4/

SATA5

SA

2

U

CP

South

ge

rid

B

SAS
Controller

5

TA3

WOL

J

CPU

8-pin PWR

JPW3

Fan1

1
F
J

FP Control

2

Fan

SPK

PW LED

LE1

JOH1

SG

P

IO1

SG

P

IO2

Fan2

Fan3

Fan8

A

C

J

B

Flash
ct

DE1

JWF1

F1

OS

I

JP

I

Floppy

ompa
C

ACT4-

7

AC

T

0-3

S

1

7

-

4

SAS

SAS0-3

0

S1

J

Fan4

A. Compact Flash Master/

Slave Select

B. Alarm Reset

2-27

X7DA3+ User's Manual

SMB to PCI-X/PCI-E Slots

Jumpers JI2C1/JI2C2 allow you to con-

nect PCI-X Slots to the System Man-

agement Bus and Jumpers JI

allow you to connect PCI-Exp. Slots to

the System Management Bus. See the

table on the right for jumper settings.

2

C3/JI2C4

SMBus to PCI-X/PCI-Exp Slots

Jumper Settings

Jumper Setting Defi nition

Pins 1-2 Enabled

Pins 2-3 Disabled (Default)

K
M

U
1/2/3

B/

ouse

COM1

0

B

S

Parrallel

LAN1/2

HD
Audio

GLAN
C

/

Port

JLAN1

LR

T

Audio
CTRL

Slot

Fan

S

7

lot

S

5

Slot

Slot

3

Slot

2

Slot

WOR

J

1

Slot

-Pin

-Pin

4

4

WR

P

JPW2

D

IMM

D

IMM

DIMM

D

IMM 3A (B

DIMM

D

IMM 2A

2

4B (Ban

4

A

(B

3B

(Ban

2

B (Bank 2)

(B

5

Fan

6

DIMM 1B (Ban

D

IMM 1A

(B

®

UPER X7DA3+

CD1

SIM LP IPMI

6

PCI-Exp x16

PCI-33MHz

2

2

C4

I

J

3

C

I

J

4

JPL1

B

Exp x4

PCI-

JWD

Hz

133 M

-X

CI

P

JPL2

Hz

M

133

-X

CI

P

CI-X

P

100 M

2

2

A

C2

I

J

C1

I

J

(Green S

CR

Hz Z

AT

k

an

k 4

k

ank 3)

an

k

k

an

k

B

lot

X PWR

4)

3)

2)

1)

1)

atter

)

)

G

North

y

JL

JPW1

reencree

Brid

1

SA

CPU
Fan 1

T

PSF

7

Fan

J17

J3P

JAR

CPU1

k

e

g

BT1

J

H

X

P

SATA4

B

SM

1

0

SATA2

A

A

T

SA

USB4/

SA

SA

2

U

P

C

South

ge

rid

B

SAS
Controller

5

TA5

3

TA

WOL

J

CPU

8-pin PWR

JPW3

Fan1

F1
J

FP Control

2

Fan

SPK

PW LED

LE1

JOH1

SG

P

IO1

SG

P

IO2

Fan2

Fan3

Fan8

Flash

y

ct

DE1

I

1

JWF

1

F

C

J

Flopp

ompa
C

OS

I

B

AC

T

4-

7

AC

T

0-3

JP

S

1

7

SAS4-

3

-

0

SAS

JS10

Fan4

A. JI2C 1/2

B. JI2C 3/4

C. SAS Enable

2-28

2-8 Onboard Indicators

Chapter 2: Installation

GLAN LEDs

There are two GLAN ports on the moth-

erboard. Each Gigabit Ethernet LAN port

has two LEDs. The green LED indicates

activity, while the Link LED may be green,

amber or off to indicate the speed of the

connection. See the tables at right for

more information.

Onboard Power LED

There is an Onboard Power LED located

on the motherboard. When this LED is

lit, the onboard power is on. Be sure to

turn off the system and unplug the power

cord before removing or installing com-

ponents. See the layout below for the

LED location.

Activity

LED

Activity

LED

Link

LED

Link

LED

GLAN Activity Indicator

Color Status Defi nition

Green Flashing Active

GLAN Link Indicator

LED Color Defi nition

Off No Connection or 10 Mbps

Green (On) 100 Mbps

Amber (On) 1 Gbps

KB/
M

USB
1/2/3

ouse

COM1

LAN1/2

HD
Audio

/

0

Parrallel

Port

JLAN1

AN

L

G

TLR

C

5

Fan

6

Fan

UPER X7DA3+

S

A

CD1

Audio
CTRL

7

Slot

SIM LP IPMI

6

Slot

PCI-Exp x16

5

Slot

PCI-33MHz

2

2

C4

I

J

C3

I

J

4

Slot

Exp x

PCI-

JWD

3

Slot

133 M

CI-X

P

JPL2

JPL1

2

Slot

133

-X

CI

P

WOR

J

1

Slot

100 M

CI-X

P

-Pin

-Pin

4

4

2

WR

P

JPW2

D

I

MM

4B

(B

D

IMM 4

A

(B

DIMM 3B (Bank

D

IMM 3A

(B

DIMM

2B

(Bank

D

IMM 2A

(B

D

IMM

1B (Ban

D

I

MM

1

A

(B

®

4

Hz

Hz

M

2

2

C2

I

J

C1

I

J

(Green S

CR

Hz Z

T

A

ank

ank 4)

an

k

an

k 2

k

an

k 1

B

lot)

X PWR

4)

3)

3)

2)

atter

1)

)

)

G

North

y

JL

JPW1

reencree

Brid

1

SA

CPU
Fan 1

g

TA

PSF

7

Fan

J17

J3P

JAR

CPU1

k

e

JBT1

H

X

P

SATA4

SMB

0

1

SATA2

TA

SA

USB4/

SATA5

SA

2

U

CP

South

ge

rid

B

SAS
Controller

5

TA3

WOL

J

CPU

8-pin PWR

JPW3

B

LE1

SG

P

SG

P

Fan2

Fan3

Fan8

Flash
ct

JWF1

F1

C

J

Floppy

ompa
C

OS

I

B

ACT4-

7

AC

T

0-3

JP

S

1

4

SAS

SAS0-3

0

S1

J

Fan4

A. GLAN Port1 LEDs

Fan1

B. Standby PWR LED

1
F
J

FP Control

2

Fan

SPK

PW LED

JOH1

IO1

IO2

DE1

I

7

-

2-29

X7DA3+ User's Manual

Onboard SAS Activity LED
Indicators

There are eight Onboard SAS Activity

LED indicators on the X7DA3+. LED In-

dicators Act#0 to Act#7 indicate onboard

SAS connector activities. See the table on

the right for more information.

Onboard SAS_Activity_LED Indica-

tors (Note: Act=Active)

Act# Defi nition Act# Defi nition

Act#0 SAS0:Act Act#4 SAS4:Act

Act#1 SAS1:Act Act#5 SAS5:Act

Act#2 SAS2:Act Act#6 SAS6:Act

Act#3 SAS3:Act Act#7 SAS7:Act

KB/
M

USB
1/2/3

ouse

COM1

0

Parrallel

LAN1/2

HD
Audio

G
C

/

Port

JLAN1

AN

L
TLR

Audio
CTRL

Slot

Fan

S

7

Slot

5

Slot

Slot

3

Slot

2

Slot

WOR

J

1

Slot

-Pin

-Pin

4

4

WR

P

D

I

D

IMM 4

MM

JPW2

4B

2

(B

A

(B

5

Fan

6

DIMM 3B (Bank

D

IMM 3A

(B

DIMM

2B

(Bank

D

IMM 2A

(B

D

IMM

1B (Ban

D

I

MM

1

A

(B

®

UPER X7DA3+

CD1

SIM LP IPMI

6

PCI-Exp x16

PCI-33MHz

2

2

C4

I

J

C3

I

J

4

4

Exp x

PCI-

JWD

Hz

133 M

CI-X

P

JPL2

JPL1

Hz

M

133

-X

CI

P

CI-X

P

100 M

2

2

C2

I

J

C1

I

J

(Green

CR

Hz Z

A

ank

ank 4)

an

k

an

k 2

k

an

k 1

B

lot)

S

X PWR

T

3)

atter

4)

3)

2)

1)

)

)

G

North

y

JL

JPW1

reencree

Brid

1

SA

CPU
Fan 1

TA

PSF

7

Fan

J17

J3P

JAR

8-pin PWR

JPW3

A. SAS Act. #0-#3 LEDs

Fan1

B. SAS Act. #4-#7 LEDs

F1
J

Fan3

1

AC

y

Flopp

ACT4-

T

S1

J

0-3

SAS

0

LE1

SG

SG

Flash
ct

ompa
C

7

4

SAS0-3

Fan4

FP Control

2

Fan

SPK

PW LED

JOH1

P

IO1

P

IO2

DE1

I

7

-

Act. #4-#7 LEDs

B

Act. #0-#3 LEDs

A

CPU1

k

e

g

JBT1

H

X

P

SATA4

SMB

0

1

SATA2

TA

SA

USB4/

SATA5

SA

2

U

CP

CPU

Fan2

Fan8

JWF1

F1

C

South

rid

B

5

TA3

WOL

J

J

OS

I

SAS
Controller

B

JP

S

ge

2-30

Chapter 2: Installation

2-9 Parallel Port, Floppy Drive, Hard Disk Drive and
SIMLP IPMI Connections

Note the following when connecting the fl oppy and hard disk drive cables:

• The fl oppy disk drive cable has seven twisted wires.

• A red mark on a wire typically designates the location of pin 1.

• A single fl oppy disk drive ribbon cable has two connectors to provide for two

fl oppy disk drives. The connector with twisted wires always connects to drive

A, and the connector that does not have twisted wires always connects to drive

B.

Parallel (Printer) Port
Connector

The parallel (printer) port is located

at J21. See the table on the right for

pin defi nitions.

Pin# Defi nition Pin # Defi nition

1 Strobe- 2 Auto Feed-

3 Data Bit 0 4 Error-

5 Data Bit 1 6 Init-

7 Data Bit 2 8 SLCT IN-

9 Data Bit 3 10 GND

11 Data Bit 4 12 GND

13 Data Bit 5 14 GND

15 Data Bit 6 16 GND

17 Data Bit 7 18 GND

19 ACK 20 GND

21 BUSY 22 Write Data

23 PE 24 Write Gate

25 SLCT 26 NC

Parallel (Printer) Port Connector

Pin Defi nitions

KB/
M

USB
1/2/3

ouse

COM1

Parrallel

LAN1/2

HD
Audio

0

GL
C

/

Port

JLAN1

AN

TLR

5

Fan

6

Fan

A

UPER X7DA3+

S

CD1

Audio
CTRL

7

Slot

SIM LP IPMI

6

Slot

PCI-Exp x16

5

Slot

PCI-33MHz

2

J

C3

I

J

4

Slot

Exp x

PCI-

JWD

3

Slot

CI-X

P

JPL2

JPL1

2

Slot

-X

CI

P

WOR

J

1

Slot

CI-X

P

-Pin

4

WR

P

JPW2

D

I

MM

D

IMM 4

DIMM 3B (Bank

D

IMM 3A

DIMM

D

IMM 2A

D

IMM

D

I

MM

®

2

C4

I

4

Hz

133 M

Hz

M

133

2

2

C2

I

J

C1

I

J

CR

Hz Z

100 M

4

2

4B

(B

A

(B

(B

2B

(Bank

(B

1B (Ban

1

A

(B

(Green

-Pin

ank

ank 4)

an

an

an

S

CPU

X PWR

T

A

Fan 1

JPW1

4)

3)

k

3)

2)

k 2

)

k

1)

k 1

)

k

reencree

G

e

g

Brid

North

y

atter

B

lot)

SMB

JL

1

0

TA

SA

Fan

SA

J3P

JBT1

PSF

7

J17

JAR

CPU1

2

U

CP

South

ge

rid

B

USB4/

SA

SAS
Controller

5

5

A

TA3

WOL

J

H

X

P

SAT

SATA4

1

SATA2

TA

CPU

8-pin PWR

JPW3

1

Fan

1
JF

FP Control

Fan2

SPK

PW LED

LE1

JOH1

SG

P

IO1

SG

P

IO2

Fan2

Fan3

Fan8

JWF1

F1

C

J

OS

I

B

JP

IDE1

Floppy

ompact Flash
C

ACT4-

7

AC

T

0-3

S

1

7

-

4

SAS

SAS0-3

0

S1

J

Fan4

A. Parallel Port

2-31

X7DA3+ User's Manual

Floppy Connector

The fl oppy connector is located at

J22. See the table below for pin

defi nitions.

SIMLP IPMI Slot

There is a SIM Low Profi le IPMI Slot

on the motherboard. Refer to the

layout below for the SIMLP IPMI Slot

location.

Floppy Drive Connector
Pin Defi nitions (Floppy)

Pin# Defi nition Pin # Defi nition

1 Ground 2 FDHDIN

3 Ground 4 Reserved

5 Key 6 FDEDIN

7 Ground 8 Index

9 Ground 10 Motor Enable

11 Ground 12 Drive Select B

13 Ground 14 Drive Select B

15 Ground 16 Motor Enable

17 Ground 18 DIR

19 Ground 20 STEP

21 Ground 22 Write Data

23 Ground 24 Write Gate

25 Ground 26 Track 00

27 Ground 28 Write Protect

29 Ground 30 Read Data

31 Ground 32 Side 1 Select

33 Ground 34 Diskette

K
M

USB
1/2/3

B/

ouse

COM1

0

Parrallel

LAN1/2

HD
Audio

G
C

/

Port

JLAN1

LAN

LR

T

Audio
CTRL

Slot

Fan

S

7

lot

S

5

Slot

Slot

3

Slot

2

Slot

WOR

J

1

Slot

-Pin

-Pin

4

4

WR

P

JPW2

D

IMM

4B (Ban

D

I

MM

4

DIMM 3B

D

IMM 3A

DIMM

2

D

IMM 2A

2

A

(B

(Bank

(

B

B (Bank 2)

(B

5

Fan

6

DIMM 1B (Ban

D

IMM 1A

(B

®

UPER X7DA3+

CD1

B

SIM LP IPMI

6

PCI-Exp x16

PCI-33MHz

2

2

C4

I

J

3

C

I

J

4

Exp x4

PCI-

JWD

Hz

133 M

CI-X

P

JPL2

JPL1

Hz

M

133

-X

CI

P

CI-X

P

100 M

2

2

C2

I

J

C1

I

J

(Green

CR

Hz Z

AT

k

an

k 4

ank 3)

an

k

k

an

k

B

lot

S

X PWR

4)

3)

2)

1)

1)

atter

)

)

G

North

y

JL

JPW1

reencree

Brid

1

SAT

CPU
Fan 1

PSF

7

Fan

J17

J3P

JAR

CPU1

k

e

g

2

U

CP

8-pin PWR

JPW3

LE1

SG

SG

Fan1

F1
J

FP Control

2

Fan

SPK

PW LED

JOH1

P

IO1

P

IO2

A. Floppy

B. SIMLP IPMI

A

CPU

Fan2

Fan3

Fan8

Flash

y

ct

DE1

I

1

JWF

1

F

C

BT1

J

H

PX

B

SM

0

1

A

A

T

SA

SATA4

SATA2

USB4/

SATA5

SA

South

rid

B

5

TA3

WOL

J

J

Flopp

ompa
C

OS

I

SAS
Controller

B

ACT4-

7

AC

T

0-3

JP

S

1

7

-

4

SAS

3

-

0

SAS

0

S1

J

Fan4

ge

2-32

Chapter 2: Installation

IDE Connectors

There are two IDE Connectors

(JIDE1: Blue, JIDE2: White) on

the motherboard. The blue IDE

connector (JIDE1) is designated

the Primary IDE Drive. The white

IDE connector (JIDE2) is desig-

nated as the Secondary IDE Drive,

reserved for Compact Flash Card

use only. (See the note below.)

See the table on the right for pin

defi nitions.

Note: JIDE2 (the white slot) is

reserved for Compact Flash Card

use only. Do not use it for other

devices. If JIDE2 is populated

with a Compact Flash Card, JIDE1

(the blue slot) will be available for

one device only. For the Compact

Flash Card to work properly, you

will need to connect a power cable

to JWF1 fi rst.

IDE Drive Connectors

Pin Defi nitions

Pin# Defi nition Pin # Defi nition

1 Reset IDE 2 Ground

3 Host Data 7 4 Host Data 8

5 Host Data 6 6 Host Data 9

7 Host Data 5 8 Host Data 10

9 Host Data 4 10 Host Data 11

11 Host Data 3 12 Host Data 12

13 Host Data 2 14 Host Data 13

15 Host Data 1 16 Host Data 14

17 Host Data 0 18 Host Data 15

19 Ground 20 Key

21 DRQ3 22 Ground

23 I/O Write 24 Ground

25 I/O Read 26 Ground

27 IOCHRDY 28 BALE

29 DACK3 30 Ground

31 IRQ14 32 IOCS16

33 Addr1 34 Ground

35 Addr0 36 Addr2

37 Chip Select 0 38 Chip Select 1

39 Activity 40 Ground

K
M

U
1/2/3

B/
ouse

B

S

COM1

Parrallel

LAN1/2

HD
Audio

0

G
C

/

Port

JLAN1

LAN

LR

T

Audio
CTRL

Slot

Fan

S

7

lot6

S

5

Slot

Slot

3

Slot

2

Slot

WOR

J

1

Slot

-Pin

-Pin

4

4

WR

P

JPW2

D

IMM

D

IMM

DIMM

D

IMM 3A (B

DIMM

D

IMM 2A

2

4B (Ban

4

A

(B

3B

(Bank

2

B

(B

(B

5

Fan

6

DIMM 1B (Ban

D

IMM 1A

(B

®

UPER X7DA3+

CD1

SIM LP IPMI

PCI-Exp x16

PCI-33MHz

2

2

C4

I

J

3

C

I

J

4

Exp x4

PCI-

JWD

Hz

133 M

CI-X

P

JPL2

JPL1

Hz

M

133

CI-X

P

CI-X

P

100 M

2

2

C2

I

J

C1

I

J

(Green

CR

Hz Z

AT

k

an

k 4

ank 3)

ank 2)

an

k

k

an

k

B

lot

S

X PWR

4)

3)

2)

1)

1)

atter

)

)

North

JPW1

reencree

G

y

JL

1

Brid

SA

CPU
Fan 1

T

PSF

7

Fan

J17

J3P

JAR

CPU1

k

e

g

BT1

J

H

X

P

SATA4

B

SM

0

1

SATA2

A

A

T

SA

USB4/

SA

SA

2

U

P

C

South

ge

rid

B

SAS
Controller

5

TA5

3

TA

WOL

J

CPU

8-pin PWR

JPW3

Fan1

1
F
J

FP Control

2

Fan

SPK

PW LED

LE1

JOH1

SG

SG

B

Fan2

Fan3

Fan8

Flash
ct

1

JWF

1

F

C

J

Floppy

ompa
C

OS

I

B

ACT

4-

7

AC

T

0-3

JP

S

1

SAS4-

SAS

JS10

A. IDE#1

P

IO1

B. IDE#2 (Compact Flash)

P

IO2

A

DE1

I

7

3

-

0

Fan4

2-33

X7DA3+ User's Manual

SAS Connectors

There are eight Serial Attached

SCSI (SAS#0-#3, SAS#4-#7)

on the motherboard. See

the tables on the right for pin

defi nitions.

SAS Connector

Pin Defi nitions

Pin# Defi nition Pin # Defi nition

A1 Ground B1 Ground

A2 RX 0+ B2 TX 0+

A3 RX 0- B3 TX 0-

A4 Ground B4 Ground

A5 RX 1+ B5 TX 1+

A6 RX 1- B6 TX 1-

A7 Ground B7 Ground

A8 SB7 B8 SB0

A9 SB3 B9 SB1

A10 SB4 B10 SB2

A11 SB5 B11 SB6

A12 Ground B12 Ground

A13 RX 2+ B13 TX 2+

A14 RX 2- B14 TX 2-

A15 Ground B15 Ground

A16 RX 3+ B16 TX 3+

A17 RX 3- B17 TX 3-

A18 Ground B18 Ground

KB/
M

USB
1/2/3

ouse

COM1

0

Parrallel

LAN1/2

HD
Audio

G
C

/

Port

JLAN1

AN

L
TLR

Audio
CTRL

Slot

Fan

S

7

Slot

5

Slot

Slot

3

Slot

2

Slot

WOR

J

1

Slot

-Pin

-Pin

4

4

WR

P

D

I

D

IMM 4

MM

JPW2

4B

2

(B

A

(B

5

Fan

6

DIMM 3B (Bank

D

IMM 3A

(B

DIMM

2B

(Bank

D

IMM 2A

(B

D

IMM

1B (Ban

D

I

MM

1

A

(B

®

UPER X7DA3+

CD1

SIM LP IPMI

6

PCI-Exp x16

PCI-33MHz

2

2

C4

I

J

C3

I

J

4

4

Exp x

PCI-

JWD

Hz

133 M

CI-X

P

JPL2

JPL1

Hz

M

133

-X

CI

P

CI-X

P

100 M

2

2

C2

I

J

C1

I

J

(Green

CR

Hz Z

A

ank

ank 4)

an

k

an

k 2

k

an

k 1

B

lot)

S

X PWR

T

3)

atter

4)

3)

2)

1)

)

)

G

North

y

JL

JPW1

reencree

Brid

1

SA

CPU
Fan 1

TA

PSF

7

Fan

J17

J3P

JAR

CPU1

k

e

g

JBT1

H

X

P

SATA4

SMB

0

1

SATA2

TA

SA

USB4/

SATA5

SA

2

U

CP

South

ge

rid

B

SAS
Controller

5

TA3

WOL

J

CPU

8-pin PWR

JPW3

Fan1

F1
J

FP Control

2

Fan

SPK

PW LED

LE1

JOH1

SG

P

IO1

SG

P

IO2

Fan2

Fan3

Fan8

Flash

y

ct

DE1

JWF1

F1

C

J

OS

I

B

JP

I

Flopp

ompa
C

ACT4-

7

AC

T

0-3

S

1

7

-

4

SAS

SAS0-3

0

S1

J

Fan4

A. SAS #0-#3

B. SAS #4-#7

B

A

2-34

Chapter 3: Troubleshooting

Chapter 3

Troubleshooting

3-1 Troubleshooting Procedures

Use the following procedures to troubleshoot your system. If you have followed all

of the procedures below and still need assistance, refer to the ‘Technical Support

Procedures’ and/or ‘Returning Merchandise for Service’ section(s) in this chapter.

Note: Always disconnect the power cord before adding, changing or installing any

hardware components.

Before Power On

1. Make sure that there are no short circuits between the motherboard and chas-

sis.

2. Disconnect all ribbon/wire cables from the motherboard, including those for the

keyboard and mouse.

3. Remove all add-on cards.

4. Install one CPU (making sure it is fully seated) and connect the chassis speaker

and the power LED to the motherboard. (Check all jumper settings as well.)

No Power

1. Make sure that there are no short circuits between the motherboard and the

chassis.

2. Make sure that all jumpers are set to their default positions.

3. Check that the 115V/230V switch on the power supply is properly set.

4. Turn the power switch on and off to test the system.

5. The battery on your motherboard may be old. Check to make sure that it still

supplies ~3VDC. If it does not, replace it with a new one.

No Video

1. If the power is on, but you have no video, remove all the add-on cards and

cables.

2. Use the speaker to determine if any beep codes exist. Refer to the Appendix B

for details on beep codes.

3. Remove all memory modules and turn on the system. (If the alarm is on, check

the specs of the memory, reset the memory or try a different one.)

3-1

X7DA3+ User's Manual

Losing the System’s Setup Confi guration

1. Make sure that you are using a high quality power supply. A poor quality power

supply may cause the system to lose the CMOS setup information. Refer to

Section 1-6 for details on recommended power supplies.

2. The battery on your motherboard may be old. Check to make sure that it still

supplies ~3VDC. If it does not, replace it with a new one.

3. If the above steps do not fi x the Setup Confi guration problem, contact your

vendor for repairs.

NOTE

If you are a system integrator, VAR or OEM, a POST diagnostics

card is recommended. For I/O port 80h codes, refer to App. B.

Memory Errors

1. Make sure that the DIMM modules are properly and fully installed.

2. Check if different speeds of DIMMs have been installed and make sure that the

BIOS setup is confi gured for the fastest speed of RAM used. It is recommended

to use the same RAM speed for all DIMMs in the system.

3. Make sure you are using the correct type of DDR2 FBD (Fully Buffered) ECC

533/667 SDRAM (recommended by the manufacturer.)

4. Check for bad DIMM modules or slots by swapping a single module between

four slots and noting the results.

5. Make sure that all memory modules are fully seated in their slots. As an inter-

leaved memory scheme is used, you must install pair(s) of modules at a time,

beginning with Branch 1, then Branch 2, and so on (see Page 2-6).

6. Check the position of the 115V/230V switch on the power supply.

3-2 Technical Support Procedures

Before contacting Technical Support, please take the following steps. Also, note

that as a motherboard manufacturer, Super Micro does not sell directly to end-us-

ers, so it is best to fi rst check with your distributor or reseller for troubleshooting

services. They should know of any possible problem(s) with the specifi c system

confi guration that was sold to you.

1. Please go through the ‘Troubleshooting Procedures’ and 'Frequently Asked Ques-

tion' (FAQ) sections in this chapter or see the FAQs on our web site http://www.

supermicro.com/support/faqs/ before contacting Technical Support.

2. BIOS upgrades can be downloaded from our web site at http://www.supermicro.

com/support/bios/.

3-2

Chapter 3: Troubleshooting

Note: Not all BIOS can be fl ashed. It depends on the modifi cations to the boot

block code. 3. If

you still cannot resolve the problem, make sure to have the following information

ready when contacting Super Micro for technical support:

• Motherboard model and PCB revision number

• BIOS release date/version (this can be seen on the initial display when your

system fi rst boots up)

•System confi guration

An example of a Technical Support form is on our web site at http://www.

supermicro.com/support/contact.cfm/).

4. Distributors: For immediate assistance, please have your account number ready

when placing a call to our technical support department. We can be reached

by e-mail at [e-mail] or by fax at: [phone], option

2.

3-3 Frequently Asked Questions

Question: What are the various types of memory that my motherboard can

support?

Answer: The X7DA3+ has eight 240-pin DIMM slots that support DDR2 FBD ECC

533/667 SDRAM modules. It is strongly recommended that you do not mix memory

modules of different speeds and sizes.

Question: How do I update my BIOS?

Answer: It is recommended that you do not upgrade your BIOS if you are experi-

encing no problems with your system. Updated BIOS fi les are located on our web

site at http://www.supermicro.com/support/bios/. Please check our BIOS warning

message and the information on how to update your BIOS on our web site. Also,

check the current BIOS revision and make sure that it is newer than your BIOS

before downloading. Select your motherboard model and download the BIOS fi le to

your computer. Unzip the BIOS fi les onto a bootable fl oppy and reboot your system.

Follow the Readme.txt to continue fl ashing the BIOS.

(

Warning: Do not shut down or reset the system while updating BIOS to

prevent possible system boot failure!)

Question: What's on the CD that came with my motherboard?

Answer: The supplied compact disc has quite a few drivers and programs that will

greatly enhance your system. We recommend that you review the CD and install the

applications you need. Applications on the CD include chipset drivers for Windows

and security and audio drivers.

3-3

X7DA3+ User's Manual

3-4 Returning Merchandise for Service

A receipt or copy of your invoice marked with the date of purchase is required be-

fore any warranty service will be rendered. You can obtain service by calling your

vendor for a Returned Merchandise Authorization (RMA) number. When returning

to the manufacturer, the RMA number should be prominently displayed on the

outside of the shipping carton, and mailed prepaid or hand-carried. Shipping and

handling charges will be applied for all orders that must be mailed when service

is complete.

This warranty only covers normal consumer use and does not cover damages in-

curred in shipping or from failure due to the alternation, misuse, abuse or improper

maintenance of products.

During the warranty period, contact your distributor fi rst for any product problems.

3-4

Chapter 4

Chapter 4: BIOS

BIOS

4-1 Introduction

This chapter describes the Phoenix BIOS™ Setup utility for the X7DA3+. The

Phoenix ROM BIOS is stored in a fl ash chip and can be easily upgraded using a

fl oppy disk-based program.

Note: Due to periodic changes to the BIOS, some settings may have been added or

deleted and might not yet be recorded in this manual. Please refer to the Manual

Download area of the Supermicro web site <http://www.supermicro.com> for any

changes to the BIOS that may not be refl ected in this manual.

System BIOS

The BIOS is the Basic Input Output System used in all IBM® PC, XT™, AT®, and

®

PS/2

compatible computers. The Phoenix BIOS stores the system parameters,

types of disk drives, video displays, etc. in the CMOS. The CMOS memory requires

very little electrical power. When the computer is turned off, a backup battery pro-

vides power to the CMOS logic, enabling it to retain system parameters. When a

computer is powered on, the computer is confi gured with the values stored in the

CMOS logic by the system BIOS, which gains control at boot up.

How To Change the Confi guration Data

The CMOS information that determines the system parameters may be changed by

entering the BIOS Setup utility. This Setup utility can be accessed by pressing the

<Delete> key at the appropriate time during system boot. (See below.)

Starting the Setup Utility

Normally, the only visible POST (Power On Self Test) routine is the memory test. As

the memory is being tested, press the <Delete> key to enter the main menu of the

BIOS Setup utility. From the main menu, you can access the other setup screens,

such as the Security and Power menus. Beginning with Section 4-3, detailed de-

scriptions are given for each parameter setting in the Setup utility.

Warning: Do not shut down or reset the system while updating BIOS to

prevent possible boot failure.

4-1

X7DA3+ User's Manual

4-2 Running Setup

Default settings are in bold text unless otherwise noted.

The BIOS setup options described in this section are selected by choosing the ap-

propriate text from the main BIOS Setup screen. All displayed text is described in

this section, although the screen display is often all you need to understand how

to set the options (see the next page).

When you fi rst power on the computer, the Phoenix BIOS™ is immediately acti-

vated.

While the BIOS is in control, the Setup program can be activated in one of two

ways:

1. By pressing <Delete> immediately after turning the system on, or

2. When the message shown below appears briefl y at the bottom of the screen

during the POST (Power On Self-Test), press the <Delete> key to activate the main

Setup menu:

Press the <Delete> key to enter Setup

4-3 Main BIOS Setup

All main Setup options are described in this section. The main BIOS Setup screen

is displayed below.

Use the Up/Down arrow keys to move between the different settings in each menu.

Use the Left/Right arrow keys to change the options for each setting.

Press the <Esc> key to exit the CMOS Setup Menu. The next section describes in

detail how to navigate through the menus.

Items that use submenus are indicated with the icon. With the item highlighted,

press the <Enter> key to access the submenu.

4-2

Main BIOS Setup Menu

Chapter 4: BIOS

Main Setup Features

System Time

To set the system date and time, key in the correct information in the appropriate

fi elds. Then press the <Enter> key to save the data.

System Date

Using the arrow keys, highlight the month, day and year fi elds, and enter the correct

data. Press the <Enter> key to save the data.

BIOS Date

The item displays the date that the BIOS was built.

Legacy Diskette A

This setting allows the user to set the type of fl oppy disk drive installed as diskette A.

The options are Disabled, 360Kb 5.25 in, 1.2MB 5.25 in, 720Kb 3.5 in, 1.44/1.25MB,

3.5 in and 2.88MB 3.5 in.

4-3

X7DA3+ User's Manual

IDE Channel 0 Master/Slave, Secondary Master/Slave, SATA Port2,
SATA Port3

These settings allow the user to set the parameters of IDE Channel 0 Master/Slave,

Secondary Master/Slave, SATA Port2, SATA Port3 slots. Hit <Enter> to activate

the following submenu screen for detailed options of these items. Set the correct

confi gurations accordingly. The items included in the submenu are:

Type

This option allows the user to select the type of IDE hard drive. The option

Auto will allow the BIOS to automatically confi gure the parameters of the

HDD installed at the connection. Enter a number between 1 to 39 to select a

predetermined HDD type. Select User to allow the user to enter the parameters

of the HDD installed. Select CDROM if a CDROM drive is installed. Select

ATAPI if a removable disk drive is installed.

Total Sectors: This item displays the number of total sectors available in the

LBA Format.

Maximum Capacity: This item displays the maximum capacity in the LBA

Format.

Multi-Sector Transfer

This item allows the user to specify the number of sectors per block to be used

in multi-sector transfer. The options are Disabled, 4 Sectors, 8 Sectors, and

16 Sectors.

4-4

Chapter 4: BIOS

LBA Mode Control

This item determines whether the Phoenix BIOS will access the IDE Channel 0

Master Device via the LBA mode. The options are Enabled and Disabled.

32 Bit I/O

This option allows the user to enable or disable the function of 32-bit data transfer.

The options are Enabled and Disabled.

Transfer Mode

This option allows the user to set the transfer mode. The options are Standard, Fast

PIO1, Fast PIO2, Fast PIO3, Fast PIO4, FPIO3/DMA1 and FPIO4/DMA2.

Ultra DMA Mode

This option allows the user to select Ultra DMA Mode. The options are Disabled,

Mode 0, Mode 1, Mode 2, Mode 3, Mode 4, and Mode 5.

Parallel ATA

This setting allows the user to enable or disable the function of Parallel ATA. The

options are Disabled and Enabled.

Serial ATA

This setting allows the user to enable or disable the function of Serial ATA. The

options are Disabled and Enabled.

Native Mode Operation

This feature allows you to select Serial ATA for SATA or Auto (Native Mode) for

ATA. The options are: Serial ATA and Auto.

SATA Controller Mode

Select Compatible to allow the SATA and PATA drives to be automatically-detected

and be placed in the Legacy Mode by the BIOS. Select Enhanced to allow the

SATA and PATA drives to be to be automatically-detected and be placed in the

Native IDE Mode. (Note: The Enhanced mode is supported by the Windows

2000 OS or a later version.)

Serial ATA (SATA) RAID Enable (Available when SATA Controller is
enabled.)

Select Enable to enable Serial ATA RAID Functions. (For the Windows OS

environment, use the RAID driver if this feature is set to Enabled. When this item

is set to Enabled, the item: "ICH RAID Code Base" will be available for you to

select either Intel or Adaptec Host RAID fi rmware to be activated. If this item is

set to Disabled, the item-SATA AHCI Enable will be available.) The options are

Enabled and Disabled.

4-5

X7DA3+ User's Manual

ICH RAID Code Base (Available when SATA RAID is enabled.)

Select Intel to enable Intel's SATA RAID fi rmware. Select Adaptec to use Adaptec's

HostRAID fi rmware. The options are Intel and Adaptec.

SATA AHCI (Available when SATA RAID is disabled.)

Select Enable to enable the function of Serial ATA Advanced Host Interface. (Take

caution when using this function. This feature is for advanced programmers only.

The options are Enabled and Disabled.)

System Memory

This display informs you how much system memory is recognized as being present

in the system.

Extended Memory

This display informs you how much extended memory is recognized as being

present in the system.

4-4 Advanced Setup

Choose Advanced from the Phoenix BIOS Setup Utility main menu with the arrow keys.

You should see the following display. The items with a triangle beside them have sub

menus that can be accessed by highlighting the item and pressing <Enter>.

4-6

Chapter 4: BIOS

Boot Features

Access the submenu to make changes to the following settings.

QuickBoot Mode

If enabled, this feature will speed up the POST (Power On Self Test) routine by

skipping certain tests after the computer is turned on. The settings are Enabled

and Disabled. If Disabled, the POST routine will run at normal speed.

Quiet Boot

This setting allows you to Enable or Disable the graphic logo screen during

boot-up.

POST Errors

Select Enabled to temporarily halt system boot and display POST (Power-On-

Self Testing) error messages when errors occur during bootup. Select Disable

to continue with system boot even when an error occurs. The options are

Enabled and Disabled.

ACPI Mode

Select Yes to use ACPI (Advanced Confi guration and Power Interface) power

management on your system. The options are Yes and No.

ACPI Sleep Mode

This option allows you to decide how you are going to use the ACPI (Advanced

Confi guration and Power Interface) power management on your system when

it is in the sleep mode. The options are S1, S1&S3, and S3.

Power Button Behavior

If set to Instant-Off, the system will power off immediately as soon as the user
hits the power button. If set to 4-sec., the system will power off when the user
presses the power button for 4 seconds or longer. The options are Instant-off
and 4-sec override.

Resume On Modem Ring

Select On to wake your system up when an incoming call is received by your
modem. The options are On and Off.

Keyboard On Now Function

This feature allows you to determine how a user can power on the system

by using the keyboard when it is in S3 or S5 state. Select Disable to disable

this feature. Select Space to allow the user to power on the system when the

user presses the <Space> bar. Select Password to allow the user to power

on the system by entering a pre-set password. (The preset password must be

5-character long.)

4-7

X7DA3+ User's Manual

Power Loss Control

This setting allows you to decide how the system will react when power returns

after an unexpected loss of power. The options are Stay Off, Power On, and

Last State.

Watch Dog

If enabled, this option will automatically reset the system if the system is not

active for more than 5 minutes. The options are Enabled and Disabled.

Summary Screen

This setting allows you to Enable or Disable the summary screen which displays

the system confi guration during bootup.

Memory Cache

Cache System BIOS Area

This setting allows you to designate a reserve area in the system memory to be used

as a System BIOS buffer to allow the BIOS to write (cache) data into this reserved

memory area. Select Write Protect to enable this function, and this area will be

reserved for BIOS ROM access only. Select Uncached to disable this function and

make this area available for other devices.

Cache Video BIOS Area

This setting allows you to designate a reserve area in the system memory to be

used as a Video BIOS buffer to allow the BIOS to write (cache) data into this

reserved memory area. Select Write Protect to enable the function and this area

will be reserved for Video BIOS ROM access only. Select Uncached to disable this

function and make this area available for other devices.

Cache Base 0-512K

512K to be cached (written) into a buffer, a storage area in Static DROM (SDROM)

or to be written into L1, L2 cache inside the CPU to speed up CPU operations.

Select Uncached to disable this function. Select Write Through to allow data to

be cached into the buffer and written into the system memory at the same time.

Select Write Protect to prevent data from being written into the base memory

area of Block 0-512K. Select Write Back to allow the CPU to write data back

directly from the buffer without writing data to the System Memory for fast CPU

data processing and operation. The options are Uncached, Write Through, Write

Protect, and Write Back.

Cache Base 512K-640K

If enabled, this feature will allow the data stored in the memory area: 512K-640K

to be cached (written) into a buffer, a storage area in the Static DROM (SDROM)

or written into L1, L2, L3 cache inside the CPU to speed up CPU operations.

4-8

Chapter 4: BIOS

Select Uncached to disable this function. Select Write Through to allow data to

be cached into the buffer and written into the system memory at the same time.

Select Write Protect to prevent data from being written into the base memory

area of Block 512-640K. Select Write Back to allow the CPU to write data back

directly from the buffer without writing data to the System Memory for fast CPU

data processing and operation. The options are Uncached, Write Through, Write

Protect, and Write Back.

Cache Extended Memory

If enabled, this feature will allow the data stored in the extended memory area

to be cached (written) into a buffer, a storage area in Static DROM (SDROM) or

written into L1, L2, L3 cache inside the CPU to speed up CPU operations. Select

Uncached to disable this function. Select Write Through to allow data to be cached

into the buffer and written into the system memory at the same time. Select Write

Protect to prevent data from being written into the system memory area above 1MB.

Select Write Back to allow the CPU to write data back directly from the buffer without

writing data to the System Memory for fast CPU data processing and operation. The

options are Uncached, Write Through, Write Protect, and Write Back.

Discrete MTRR Allocation

If enabled, MTRRs (-Memory Type Range Registers) are confi gured as distinct,
separate units and cannot be overlapped. If enabled, the user can achieve better
graphic effects when using a Linux graphic driver that requires the write-combining
confi guration with 4GB or more memory. The options are Enabled and Disabled.

PCI Confi guration

Access the submenu to make changes to the following settings for PCI devices.

Onboard GLAN1/Onboard GLAN2 (Gigabit- LAN) OPROM Confi gure

Enabling this option provides the capability to boot from GLAN. The options are

Disabled and Enabled.

Onboard Storage OPROM Confi gure (Available if an onboard MASS

Storage Controller is detected.)

Select Enable to allow the user to boot from a onboard mass storage device. The

options are Enabled and Disabled.

Default Primary Video Adapter

This feature allows the user to specify which video adapter to be used as the

default primary video adapter--the onboard video adapter or others. The options

are Other and Onboard Video.

4-9

X7DA3+ User's Manual

Emulated IRQ Solutions

When Enabled, the Emulated IRQ Scheme will allow PCI devices to run on legacy

operating systems that use the MSI mechanism to generate INTX compatible

interrupts. The options are Disabled and Enabled.

PCI-Exp. I/O Performance

Some add-on cards perform faster with the coalesce feature, which limits the

payload size to 128 Bytes; while others perform better with a payload size of 256

Bytes, which inhibits the coalesce feature. Please refer to your add-on card user

guide for the desired setting. The options are Payload (256 Bytes) and Coalesce

Enabled (128 Bytes).

PCI Parity Error Forwarding

The feature allows SERR and PERR errors detected in the PCI slots to be sent

(forwarded) to the BIOS DMI Event Log for the user to review. The options are

Enabled and Disabled.

ROM Scan Ordering

This feature allows the user to decide which Option ROM to be activated fi rst. The

options are Onboard fi rst and Add-On fi rst.

PCI Fast Delayed Transaction

Enable this function to improve DMA data transfer rate for a PCI 32-bit multimedia

card. The options are Enable and Disabled.

Reset Confi guration Data

If set to Yes, this setting clears the Extended System Confi guration Data- (ESCD)

area. The options are Yes and No.

Frequency for PCI-X#1/Mass (Mass Storage)

This option allows the user to change the bus frequency for the devices installed

in the slot indicated. The options are Auto, PCI 33 MHz, PCI 66 MHz, PCI-X 66

MHz, PCI-X 100 MHz, and PCI-X 133 MHz.

Frequency for PCI-X#2-#3

This option allows the user to change the bus frequency for the devices installed

in the slot indicated. The options are Auto, PCI 33 MHz, PCI 66 MHz, PCI-X 66

MHz, PCI-X 100 MHz, and PCI-X 133 MHz.

4-10

Chapter 4: BIOS

Slot#1 PCI-X100 MHz ZCR, Slot#2 PCI-X 133MHz, Slot#3 PCI-X
133MHz, Slot#4 PCI-E x4, Slot#5 PCI-33MHz and Slot#6 PCI-E x16

Access the submenu for each of the settings above to make changes to the

following:

Option ROM Scan

When enabled, this setting will initialize the device expansion ROM. The options

are Enabled and Disabled.

Enable Master

This setting allows you to enable the selected device as the PCI bus master.

The options are Enabled and Disabled.

Latency Timer

This setting allows you to set the clock rate for Bus Master. A high-priority, high-

throughout device may benefi t from a greater clock rate. The options are Default,

0020h, 0040h, 0060h, 0080h, 00A0h, 00C0h, and 00E0h. For Unix, Novell and

other Operating Systems, please select the option: other. If a drive fails after

the installation of a new software, you might want to change this setting and

try again. A different OS requires a different Bus Master clock rate.

Large Disk Access Mode

This setting determines the size of a hard drive to be accessed by the user.

The options are DOS or Other (for Unix, Novelle NetWare and other operating

systems).

Advanced Chipset Control

Access the submenu to make changes to the following settings.

Warning: Take Caution when changing the Advanced settings. Incorrect

values entered may cause the system to malfunction. Also, a very high DRAM

frequency or incorrect DRAM timing may cause system instability. When this

occurs, revert the setting to the default setting.

SERR Signal Condition

This setting specifi es the ECC Error conditions that an SERR# is to be asserted.

The options are None, Single Bit, Multiple Bit, and Both.

4GB PCI Hole Granularity

This feature allows you to select the granularity of PCI holes for the PCI slots. If

MTRRs are not enough, this option may be used to reduce MTRR occupation. The

options are: 256 MB, 512 MB, 1GB and 2GB.

4-11

X7DA3+ User's Manual

Memory Branch Mode

This option determines how the two memory branches operate. System address

space can either be interleaved between the two branches or Sequential from one

branch to another. Mirror mode allows data correction by maintaining two copies

of data in two branches. Single Channel 0 allows a single DIMM population during

system manufacturing. The options are Interleave, Sequential, Mirroring, and

Single Channel 0.

Branch 0 Rank Sparing/Branch 1 Rank Sparing

Select enable to enable the function of memory sparing for Memory Bus Branch

0 or Branch 1. The options are Enabled and Disabled.

Branch 0 Rank Interleaving/Branch 1 Rank Interleaving

Select enable to enable Interleaved Memory for Memory Bus Branch 0 Rank or

Branch 1 Rank. The options for Memory Interleaving are 1:1, 2:1 and 4:1.

Enhanced x8 Detection

Select Enabled to enable Enhanced x8 DRAM UC Error Detection. The options
are Disabled and Enabled.

High Temperature DRAM Operation

When set to Enabled, the BIOS will refer to the SPD table to set the maximum

DRAM temperature. If disabled, the BIOS will set the maximum DRAM temperature

based on a predefi ned value. The options are Enabled and Disabled.

AMB Thermal Sensor

Select Enabled to enable the thermal sensor embedded in the Advanced Memory

Buffer on a fully buffered memory module for thermal monitoring. The options are

Disabled and Enabled.

Thermal Throttle

Select Enabled to enable closed-loop thermal throttling on a fully buffered (FBD)

memory module. In the closed-loop thermal environment, thermal throttling will be

activated when the temperature of the FBD DIMM module exceeds a predefi ned

threshold. The options are Enabled and Disabled.

Global Activation Throttle

Select Enabled to enable the function of open-loop global thermal throttling on the

fully buffered (FBD) memory modules and allow global thermal throttling to become

active when the number of activate control exceeds a predefi ned number. The

options are Enabled and Disabled.

4-12

Chapter 4: BIOS

Snoop Filter

Select Enabled to eliminate snoop traffi c to the graphics port to greatly improve

system performance when running graphics intensive applications. The options are

Enabled and Disabled.

Crystal Beach Features

Select Enabled to use the Intel I/O AT (Acceleration Technology) to accelerate

the performance of TOE devices. (Note: A TOE device is a specialized, dedicated

processor that is installed on an add-on card or a network card to handle some or all

packet processing of this add-on card. For this motherboard, the TOE device is built

inside the ESB 2 South Bridge chip.) The options are Enabled and Disabled.

HD (High Defi nition) Audio Controller

This option allows the user to enable or disable the onboard HD Audio Controller.

Select Auto to allow the HD Audio Controller to be automatically enabled when

detected by the BIOS. The options are Disabled and Auto.

Route Port 80h Cycles to

This feature allows the user to decide which bus to send debug information to. The

options are Disabled, PCI and LPC.

Clock Spectrum Feature

If Enabled, the BIOS will monitor the level of Electromagnetic Interference caused

by the components and will attempt to decrease the interference whenever needed.

The options are Enabled and Disabled.

High Precision Event Time

Select Yes to activate the High Precision Event Timer (HPET), which is capable of

producing periodic interrupts at a much higher frequency than a Real-time Clock

(RTC) can in synchronizing multimedia streams, providing smooth playback and

reducing the dependency on other timestamp calculation devices, such as an x86

RDTSC Instruction embedded in a CPU. The High Precision Event Timer is used

to replace the 8254 Programmable Interval Timer. The options for this feature are
Yes and No.

USB Function

Select Enabled to enable the function of USB devices specifi ed. The settings are

Enabled and Disabled.

Legacy USB Support

This setting allows you to enable support for Legacy USB devices. The settings

are Enabled and Disabled.

4-13

X7DA3+ User's Manual

Advanced Processor Options

Access the submenu to make changes to the following settings.

CPU Speed

This is a display that indicates the speed of the installed processor.

Frequency Ratio (Available when supported by the CPU.)

The feature allows the user to set the internal frequency multiplier for the CPU. The

options are: Default, x12, x13, x14, x15, x16, x17 and x18. (Note: The settings

can be different, depending on the CPU speed.)

Core-Multi-Processing (Available when supported by the CPU.)

Set to Enabled to use a processor's Second Core and beyond. (Please refer to

Intel's web site for more information.) The options are Disabled and Enabled.

Machine Checking (Available when supported by the CPU.)

Set to Enabled to activate the function of Machine Checking and allow the CPU to

detect and report hardware (machine) errors via a set of model-specifi c registers

(MSRs). The options are Disabled and Enabled.

Thermal Management 2 (Available when supported by the CPU.)

Set to Enabled to use Thermal Management 2 (TM2) which will lower CPU voltage

and frequency when the CPU temperature reaches a predefi ned overheat threshold.

Set to Disabled to use Thermal Manager 1 (TM1), allowing CPU clocking to be

regulated via CPU Internal Clock modulation when the CPU temperature reaches

the overheat threshold.

C1 Enhanced Mode (Available when supported by the CPU.)

Set to Enabled to enable Enhanced Halt State to lower CPU voltage/frequency to

prevent overheat. The options are Enabled and Disabled. Note: please refer to

Intel’s web site for detailed information.

Execute Disable Bit (Available when supported by the CPU and the
OS.)

Set to Enabled to enable Execute Disable Bit and allow the processor
to classify

it cannot, and thus preventing a worm or a virus from inserting or creating a fl ood

of codes to overwhelm the processor or damage the system during an attack.

(Note: this feature is available when your OS and your CPU support the function

of Execute Disable Bit.) The options are Disabled and Enabled. Note: For more

information regarding hardware/software support for this function, please refer to

Intel's and Microsoft's web sites.

areas in memory where an application code can execute and where

4-14

Chapter 4: BIOS

Adjacent Cache Line Prefetch (Available when supported by the
CPU.)

The CPU fetches the cache line for 64 bytes if this option is set to Disabled. The

CPU fetches both cache lines for 128 bytes as comprised if Enabled. The options

are Disabled and Enabled.

Hardware Prefetch (Available when supported by the CPU.)

Set to this option to enabled to enable the hardware components that are used in

conjunction with software programs to prefetch data in order to shorten execution

cycles and maximize data processing effi ciency. The options are Disabled and

Enabled.

Direct Cache Access (Available when supported by the CPU.)

Set to Enable to route inbound network IO traffi c directly into processor caches

to reduce memory latency and improve network performance. The options are

Disabled and Enabled.

DCA Delay Clocks(Available when supported by the CPU.)

This feature allows the user to set the clock delay setting from snoop to prefetch

for Direct Cache Access. Select a setting from 8 (bus cycles) to 120 (bus cycles)

(in 8-cycle increment). The default setting is 32 (bus cycles).

Intel <R> Virtualization Technology (Available when supported by
the CPU.)

Select Enabled to use the feature of Virtualization Technology to allow one platform

to run multiple operating systems and applications in independent partitions, creating

multiple "virtual" systems in one physical computer. The options are Enabled and

Disabled. Note: If there is any change to this setting, you will need to power off

and restart the system for the change to take effect. Please refer to Intel’s web

site for detailed information.

Intel EIST Support (Available when supported by the CPU.)

Select Enabled to use the Enhanced Intel SpeedStep Technology and allows the

system to automatically adjust processor voltage and core frequency in an effort

to reduce power consumption and heat dissipation. The options are Enabled and

Disabled. Please refer to Intel’s web site for detailed information.

4-15

X7DA3+ User's Manual

I/O Device Confi guration

Access the submenu to make changes to the following settings.

KBC Clock Input

This setting allows you to select clock frequency for KBC. The options are 6MHz,

8MHz, 12MHz, and 16MHz.

Serial Port A

This setting allows you to assign control of Serial Port A. The options are Enabled

(user defi ned), Disabled, and Auto (BIOS- or OS- controlled).

Base I/O Address

This setting allows you to select the base I/O address for Serial Port A. The

options are 3F8, 2F8, 3E8, and 2E8.

Interrupt

This setting allows you to select the IRQ (interrupt request) for Serial Port A.
The options are IRQ3 and IRQ4.

Serial Port B (Not for external use, used for IPMI only)

This setting allows you to assign control of Serial Port B. The options are Enabled

(user defi ned), Disabled, Auto (BIOS controlled) and OS Controlled.

Mode

This setting allows you to set the type of device that will be connected to Serial

Port B. The options are Normal and IR (for an infrared device).

Base I/O Address

This setting allows you to select the base I/O address for Serial Port B. The

options are 3F8, 2F8, 3E8 and 2E8.

Interrupt

This setting allows you to select the IRQ (interrupt request) for Serial Port B.
The options are IRQ3 and IRQ4.

Parallel Port

This setting allows you to assign control of the parallel port. The options are

Enabled (user defi ned), Disabled and Auto (BIOS-or OS- controlled).

Base I/O Address

Select the base I/O address for the parallel port. The options are 378, 278

and 3BC.

Interrupt

This setting allows you to select the IRQ (interrupt request) for the parallel port.

The options are IRQ5 and IRQ7.

4-16

Chapter 4: BIOS

Mode

This feature allows you to specify the parallel port mode. The options are Output

only, Bi-Directional, EPP and ECP.

DMA Channel

This item allows you to specify the DMA channel for the parallel port. The

options are DMA1 and DMA3.

Floppy Disk Controller

This setting allows you to assign control of the fl oppy disk controller. The options

are Enabled (user defi ned), Disabled, and Auto (BIOS and OS controlled).

Base I/O Address

This setting allows you to select the base I/O address for the parallel port. The

options are Primary and Secondary.

DMI Event Logging

Access the submenu to make changes to the following settings.

Event Log Validity

This is a display to inform you of the event log validity. It is not a setting.

Event Log Capacity

This is a display to inform you of the event log capacity. It is not a setting.

View DMI Event Log

Highlight this item and press <Enter> to view the contents of the event log.

Event Logging

This setting allows you to Enable or Disable event logging.

ECC Event Logging

This setting allows you to Enable or Disable ECC event logging.

Mark DMI Events as Read

Highlight this item and press <Enter> to mark the DMI events as read.

Clear All DMI Event Logs

Select Yes and press <Enter> to clear all DMI event logs. The options are Yes

and No.

4-17

X7DA3+ User's Manual

Console Redirection

Access the submenu to make changes to the following settings.

COM Port Address

This item allows you to specify which COM port to direct the remote console to:

Onboard COM A or Onboard COM B. This setting can also be Disabled.

BAUD Rate

This item allows you to set the BAUD rate for Console Redirection. The options

are 300, 1200, 2400, 9600, 19.2K, 38.4K, 57.6K, and 115.2K.

Console Type

This item allows you to choose the console redirection type. The options are VT100,
VT100,8bit, PC-ANSI, 7bit, PC ANSI, VT100+, and VT-UTF8.

Flow Control

This item allows you to set the fl ow control for the console redirection. The options

are: None, XON/XOFF, and CTS/RTS.

Console Connection

This item allows you to decide how the console redirection is to be connected:

either Direct or Via Modem.

Continue CR after POST

This item allows you to decide whether you want to continue with console redirection

after POST routines. The options are On and Off.

.

4-18

Chapter 4: BIOS

Hardware Monitor Logic

Note: The Phoenix BIOS will automatically detect the type of CPU(s) and hardware

monitoring chip used on the motherboard and will display the Hardware Monitoring

Screen accordingly. Your screen may look differently from the one shown below.

CPU Temperature Threshold

This option allows the user to set a CPU temperature threshold that will activate
the alarm system when the CPU temperature reaches this pre-set temperature

threshold. The options are 70

Highlight this and hit <Enter> to see the status for each of the following items:

CPU1 Temperature/CPU1 Second Core

CPU2 Temperature/CPU2 Second Core

PECI Agent 1 Temperature/PECI Agent 2 Temperature

PECI Agent 3 Temperature/PECI Agent 4 Temperature

System Temperature

Fan1-Fan8 Speeds: If the feature of Auto Fan Control is enabled, the BIOS will

automatically display the status of the fans indicated in this item.

o

C, 75oC, 80oC and 85oC.

Fan Speed Control Modes

This feature allows the user to decide how the system controls the speeds of the

onboard fans. The CPU temperature and the fan speed are correlative. When the

CPU on-die temperature increases, the fan speed will also increase, and vice versa.

If the option is set to 3-pin fan, the fan speed is controlled by voltage. If the option

is set to 4-pin, the fan speed will be controlled by Pulse Width Modulation (PWM).

Select 3-pin if your chassis came with 3-pin fan headers. Select 4-pin if your chas-

sis came with 4-pin fan headers. Select Workstation if your system is used as a

Workstation. Select Server if your system is used as a Server. Select Disable to

disable the fan speed control function and allow the onboard fans to constantly run

at full speed (12V). The Options are: 1. Full Speed@12V (Disable), 2. Optimized

Server w/3-pin, 3.Optimized Workstation w/3-pin, 4. Optimized Server w/4-pin, and

5. Optimized Server w/4-pin.

Voltage Monitoring

The following items will be monitored and displayed:

Vcore A/Vcore B/-12V/P1V5/+3.3V/+12V/5Vsb/5VDD/P_VTT/Vbat

Note: In the Windows OS environment, the Supero Doctor III settings take prece-

dence over the BIOS settings. When fi rst installed, Supero Doctor III adopts the

temperature threshold settings previously set in the BIOS. Any subsequent changes

to these thresholds must be made within Supero Doctor, since the SD III settings

override the BIOS settings. For the Windows OS to adopt the BIOS temperature

threshold settings, please change the SDIII settings to be the same as those set

in the BIOS.

4-19

X7DA3+ User's Manual

IPMI (The option is available only when an IPMI card is installed

in the system.)

IPMI Specifi cation Version:

This item displays the current IPMI Version.

Firmware Version: This item displays the current Firmware Version.

System Event Logging

Select Enabled to enable IPMI Event Logging. When this function is set to Disabled,

the system will continue to log events received via system interface. The options

are Enabled and Disabled.

Clear System Event Logging

Enabling this function to force the BIOS to clear the system event logs during the

next cold boot. The options are Enabled and Disabled.

Existing Event Log Number

This item displays the number of the existing event log.

Event Log Control

System Firmware Progress

Enabling this function to log POST progress. The options are Enabled and

Disabled.

BIOS POST Errors

Enabling this function to log POST errors. The options are Enabled and

Disabled.

BIOS POST Watch Dog

Set to Enabled to enable POST Watch Dog. The options are Enabled and

Disabled.

4-20

Chapter 4: BIOS

OS Boot Watch Dog

Set to Enabled to enable OS Boot Watch Dog. The options are Enabled and

Disabled.

Timer for Loading OS (Minutes)

This feature allows the user to set the time value (in minutes) for the previous

item: OS Boot Watch Dog by keying-in a desired number in the blank. The default

setting is 10 (minutes.) (Please ignore this option when OS Boot Watch Dog is

set to Disabled.)

Time Out Option

This feature allows the user to determine what action to take in an event of a system

boot failure. The options are No Action, Reset, Power Off and Power Cycles.

System Event Log/System Event Log (List Mode)

These options display the System Event (SEL) Log and System Event (SEL) Log

in List Mode. Items include: SEL (System Event Log) Entry Number, SEL Record

ID, SEL Record Type, Time Stamp, Generator ID, SEL Message Revision, Sensor

Type, Sensor Number, SEL Event Type, Event Description, and SEL Event Data.

4-21

X7DA3+ User's Manual

Realtime Sensor Data

This feature display information from motherboard sensors, such as temperatures,

fan speeds and voltages of various components.

4-22

Chapter 4: BIOS

4-5 Security Settings

Choose Security from the Phoenix BIOS Setup Utility main menu with the arrow

keys. You should see the following display. Security setting options are displayed

by highlighting the setting using the arrow keys and pressing <Enter>. All Security

BIOS settings are described in this section.

Supervisor Password Is:

This feature indicates if a supervisor password has been entered to the system.

Clear means such a password has not been used, and Set means a supervisor

password has been entered.

User Password Is:

This feature indicates if a user password has been entered to the system. Clear

means such a password has not been used, and Set means a user password has

been entered.

Set Supervisor Password

When this item is highlighted, hit the <Enter> key. When prompted, type the

Supervisor's password in the dialogue box to set or to change supervisor's password

to allow access to the BIOS.

Set User Password

When the item is highlighted, hit the <Enter> key. When prompted, type the user's

password in the dialogue box to set or to change the user's password, which will

allow access to the system at boot-up.

4-23

X7DA3+ User's Manual

Password on Boot

This setting allows you to determine if a password is required for a user to enter

the system at bootup. The options are Enabled (password required) and Disabled

(password not required).

4-6 Boot Settings

Choose Boot from the Phoenix BIOS Setup Utility main menu with the arrow keys.

You should see the following display. See details on how to change the order and

specs of boot devices in the Item Specifi c Help window. All Boot BIOS settings are

described in this section.

Boot List

Candidate
List

Boot Priority Order/Excluded from Boot Orders

The items included in the boot list section are bootable devices listed in the

sequence of boot order as specifi ed. The items included in the candidate list are

currently not bootable. Use the <+> key or the <-> key to move the device up or

down. Use the <f> key or the <r> key to specify the type of USB device, either

fi xed or removable. You can select one item from the boot list and hit the <x> key

to remove it from the list of bootable devices (to make its resource available for

other bootable devices). Conversely, you can select an item from the candidate

list and hit the <x> key to remove it from the candidate list and put it in the boot

list to make it bootable. See details on how to change the priority of boot order of

devices in the "Item Specifi c Help" window.

4-24

Chapter 4: BIOS

4-7 Exit

Choose Exit from the Phoenix BIOS Setup Utility main menu with the arrow keys.

You should see the following display. All Exit BIOS settings are described in this

section.

Exit Saving Changes

Highlight this item and hit <Enter> to save any changes you've made and to exit

the BIOS Setup utility.

Exit Discarding Changes

Highlight this item and hit <Enter> to exit the BIOS Setup utility without saving any

changes you may have made.

Load Setup Defaults

Highlight this item and hit <Enter> to load the default settings for all items in the

BIOS Setup. These are the safest settings to use.

Discard Changes

Highlight this item and hit <Enter> to discard (cancel) any changes you've made.

You will remain in the Setup utility.

Save Changes

Highlight this item and hit <Enter> to save any changes you've made. You will

remain in the Setup utility.

4-25

X7DA3+ User's Manual

Notes

4-26

Appendix A: BIOS POST Messages

Appendix A

BIOS POST Messages

During the Power-On Self-Test (POST), the BIOS will check for problems. If a prob-

lem is found, the BIOS will activate an alarm or display a message. The following is

a list of such BIOS messages.

Failure Fixed Disk

Fixed disk is not working or not confi gured properly. Check to see if fi xed disk is

attached properly. Run Setup. Find out if the fi xed-disk type is correctly identifi ed.

Stuck key

Stuck key on keyboard.

Keyboard error

Keyboard not working.

Keyboard Controller Failed

Keyboard controller failed test. May require replacing keyboard controller.

Keyboard locked - Unlock key switch

Unlock the system to proceed.

Monitor type does not match CMOS - Run SETUP

Monitor type not correctly identifi ed in Setup

Shadow Ram Failed at offset: nnnn

Shadow RAM failed at offset nnnn of the 64k block at which the error was de-

tected.

System RAM Failed at offset: nnnn

System RAM failed at offset nnnn of in the 64k block at which the error was de-

tected.

Extended RAM Failed at offset: nnnn Extended memory not working or not con-

fi gured properly at offset nnnn.

System battery is dead - Replace and run SETUP

The CMOS clock battery indicator shows the battery is dead. Replace the battery and

run Setup to reconfi gure the system.

A-1

X7DA3+ User's Manual

System CMOS checksum bad - Default confi guration used

System CMOS has been corrupted or modifi ed incorrectly, perhaps by an application

program that changes data stored in CMOS. The BIOS installed Default Setup Values.

If you do not want these values, enter Setup and enter your own values. If the error

persists, check the system battery or contact your dealer.

System timer error

The timer test failed. Requires repair of system board.

Real time clock error

Real-Time Clock fails BIOS hardware test. May require board repair.

Check date and time settings

BIOS found date or time out of range and reset the Real-Time Clock. May require

setting legal date (1991-2099).

Previous boot incomplete - Default confi guration used

Previous POST did not complete successfully. POST loads default values and offers

to run Setup. If the failure was caused by incorrect values and they are not corrected,

the next boot will likely fail. On systems with control of wait states, improper Setup

settings can also terminate POST and cause this error on the next boot. Run Setup

and verify that the waitstate confi guration is correct. This error is cleared the next

time the system is booted.

Memory Size found by POST differed from CMOS

Memory size found by POST differed from CMOS.

Diskette drive A error

Diskette drive B error

Drive A: or B: is present but fails the BIOS POST diskette tests. Check to see that

the drive is defi ned with the proper diskette type in Setup and that the diskette drive

is attached correctly.

Incorrect Drive A type - run SETUP

Type of fl oppy drive A: not correctly identifi ed in Setup.

Incorrect Drive B type - run SETUP

Type of fl oppy drive B: not correctly identifi ed in Setup.

A-2

Appendix A: BIOS POST Messages

System cache error - Cache disabled

RAM cache failed and BIOS disabled the cache. On older boards, check the cache

jumpers. You may have to replace the cache. See your dealer. A disabled cache slows

system performance considerably.

CPU ID:

CPU socket number for Multi-Processor error.

EISA CMOS not writeable

ServerBIOS2 test error: Cannot write to EISA CMOS.

DMA Test Failed

ServerBIOS2 test error: Cannot write to extended DMA (Direct Memory Access)

registers.

Software NMI Failed

ServerBIOS2 test error: Cannot generate software NMI (Non-Maskable Interrupt).

Fail-Safe Timer NMI Failed

ServerBIOS2 test error: Fail-Safe Timer takes too long.

device Address Confl ict

Address confl ict for specifi ed device.

Allocation Error for: device

Run ISA or EISA Confi guration Utility to resolve resource confl ict for the specifi ed

device.

CD ROM Drive

CD ROM Drive identifi ed.

Entering SETUP ...

Starting Setup program

Failing Bits: nnnn

The hex number nnnn is a map of the bits at the RAM address which failed the memory

test. Each 1 (one) in the map indicates a failed bit. See errors 230, 231, or 232 above

for offset address of the failure in System, Extended, or Shadow memory.

Fixed Disk n

Fixed disk n (0-3) identifi ed.

A-3

X7DA3+ User's Manual

Invalid System Confi guration Data

Problem with NVRAM (CMOS) data.

I/O device IRQ confl ict

I/O device IRQ confl ict error.

PS/2 Mouse Boot Summary Screen:

PS/2 Mouse installed.

nnnn kB Extended RAM Passed

Where nnnn is the amount of RAM in kilobytes successfully tested.

nnnn Cache SRAM Passed

Where nnnn is the amount of system cache in kilobytes successfully tested.

nnnn kB Shadow RAM Passed

Where nnnn is the amount of shadow RAM in kilobytes successfully tested.

nnnn kB System RAM Passed

Where nnnn is the amount of system RAM in kilobytes successfully tested.

One or more I2O Block Storage Devices were excluded from the Setup Boot

Menu

There was not enough room in the IPL table to display all installed I2O block-storage

devices.

Operating system not found

Operating system cannot be located on either drive A: or drive C:. Enter Setup and

see if fi xed disk and drive A: are properly identifi ed.

Parity Check 1 nnnn

Parity error found in the system bus. BIOS attempts to locate the address and display

it on the screen. If it cannot locate the address, it displays ????. Parity is a method

for checking errors in binary data. A parity error indicates that some data has been

corrupted.

Parity Check 2 nnnn

Parity error found in the I/O bus. BIOS attempts to locate the address and display it

on the screen. If it cannot locate the address, it displays ????.

A-4

Appendix A: BIOS POST Messages

Press <F1> to resume, <F2> to Setup, <F3> for previous

Displayed after any recoverable error message. Press <F1> to start the boot process

or <F2> to enter Setup and change the settings. Press <F3> to display the previous

screen (usually an initialization error of an Option ROM, i.e., an add-on card). Write

down and follow the information shown on the screen.

Press <F2> to enter Setup

Optional message displayed during POST. Can be turned off in Setup.

PS/2 Mouse:

PS/2 mouse identifi ed.

Run the I2O Confi guration Utility

One or more unclaimed block storage devices have the Confi guration Request bit set

in the LCT. Run an I2O Confi guration Utility (e.g. the SAC utility).

System BIOS shadowed

System BIOS copied to shadow RAM.

UMB upper limit segment address: nnnn

Displays the address nnnn of the upper limit of Upper Memory Blocks, indicating

released segments of the BIOS which can be reclaimed by a virtual memory man-

ager.

Video BIOS shadowed

Video BIOS successfully copied to shadow RAM.

A-5

X7DA3+ User's Manual

Notes

A-6

Appendix B: POST Error Beep Codes

Appendix B

POST Error Beep Codes

This section lists POST (Power On Self Test) error beep codes for the Phoenix BIOS.

POST error beep codes are divided into two categories: recoverable and terminal.

This section lists Beep Codes for recoverable POST errors.

Recoverable POST Error Beep Codes

When a recoverable type of error occurs during POST, BIOS will display a POST

code that describes the problem. BIOS may also issue one of the following beep

codes:

1 long and two short beeps - video confi guration error

1 repetitive long beep - no memory detected

B-1

X7DA3+ User's Manual

Notes

B-2

Appendix C: Installing the Adaptec HostRAID Utility and the Windows OS

Appendix C

Installing the Adaptec HostRAID Utility and the

Windows OS

After all the hardware has been installed, you must fi rst confi gure the SAS RAID

before you install the Windows Operating System and other software drivers.

C-1 The Adaptec Embedded SAS with HostRAID Controller

Note: If you do not wish to confi gure Adaptec SAS/SATA HostRAID functions,

please go directly to Section C-2 and Appendix E for the Windows OS and Other

Software Installation instructions. For Intel's ESB2 SATA HostRAID Utility, please

refer to Appendix D. For more information on the SAS/SATA RAID settings, please

refer to the CD that came with your motherboard.

Introduction to SATA (Serial ATA) and SAS (Serial Attached
SCSI)

Serial ATA(SATA) is a physical storage interface. It uses a single cable with a

minimum of four wires to create a point-to-point connection between devices. It is

a serial link which supports SATA transfer rates up to 150Mbps. Because the serial

cables used in Serial ATA are thinner than the traditional cables used in Parallel ATA

(PATA), SATA systems provide more effi cient system cooling, faster data transfer

and better functionality than Parallel ATA. In addition to SATA which is supported

by the Intel ESB2 South Bridge, the X7DA3+ has an Adaptec SAS (Serial Attached

SCSI) 9410W Controller built in. SAS supports serial link data transfer rates up

to 3Gbps. With the dynamic SAS infrastructure built in, the X7DA3+ supports both

SATA and SAS, providing the user with unparalleled data storage expansion and

inter-connectivity capability.

Using the Adaptec RAID Confi guration Utility

The onboard SAS Controller is enabled by default. To disable it, please set Jumper

JPS1 to Pins 2-3 (See Page 2-28 in Chapter 2 for details.)

When the system is detecting the SAS Controller BIOS, make sure that the 16-

digit Adapter WWN address displays. If this number is not shown, you will not be

able to use the controller.

Once the WWN address appears, press the <Ctrl> and <A> keys simultaneously

when prompted to access the Adaptec SAS RAID BIOS. (Note: Use the arrow keys

to highlight an item and then press <Enter> to select an option. To return to the

previous menu, press <ESC>.)

C-1

X7DA3+ User's Manual

A. Using the Array Confi guration Utility

The Array Confi guration Utility enables you to create, manage, and delete arrays from

the controller’s BIOS, add and delete spare drives, and initialize drives. During the

system startup, press <Ctrl> and <A> simultaneously to display the main menu.

Managing Arrays

From the main menu (as shown above), select "Managing Arrays" and hit <Enter> to

access the following submenu:

C-2

Appendix C: Installing the Adaptec HostRAID Utility and the Windows OS

Viewing Array Properties

To view the properties of an existing array:

1. From the Array Confi guration Utility menu, select Manage Arrays.

2. From the List of Arrays dialog box, select the array you want to view and press

<Enter>.

The Array Properties dialog box displays, showing detailed information on the array,

including the physical disks associated with the array.

3. Press <Esc> to return to the previous menu.

Deleting Arrays

Warning: To prevent accidental loss of data, be sure to back up the data on an array

before you delete it. Deleted arrays cannot be restored.

To delete an existing array:

1. From the Array Confi guration Utility menu, select Manage Arrays.

2. Select the array you wish to delete and press <Delete>.

3. In the Array Properties dialog box, select Delete and press <Enter>. A warning

message displays:

Warning!! Deleting the array will render array unusable. Do you want to delete the

array? (Yes/No):

RAID 1 only—the following prompt is also displayed:

Deleting the partition will result in data loss! Do you also want to delete the partition?

(Yes/No):

4. Press <Yes> to delete the array or partition or <No> to return to the previous

menu.

5. Press <Esc> to return to the previous menu.

C-3

X7DA3+ User's Manual

Creating Arrays

Before creating arrays, make sure that the disks for the array are connected and

installed in your system. Note that disks with no usable space, or disks that are un-

initialized are shown in gray and cannot be used.

To create an array:

1. From the Array Confi guration Utility menu, select Create Array.

2. Select the disks for the new array and press <Insert> (as the screen shown below).

(Note: To de-select any disk, highlight the disk and press <Delete>.)

3. After both disks for the new array are selected, press <Enter>. The Array Properties

menu displays (as the screen shown below).

C-4

Appendix C: Installing the Adaptec HostRAID Utility and the Windows OS

Assigning Array Properties

Once a new array is created, you can assign the properties to the array.

Caution: Once the array is created and its properties are assigned, you cannot

change the array properties using the Array Confi guration Utility. You will need to

use the Adaptec Storage Manager to do so. (Refer to Adaptec's User's Guide in the

enclosed CD.)

To assign properties to the new array:

1. In the Array Properties menu (as shown in the screen below), select an array type

and press <Enter>.

Only the available array types: RAID 0, and RAID1, are displayed on the screen.

(RAID 0 or RAID 1 requires two drives.)

2. Type in an label Under the item Arrays Label, and press <Enter>. (Note: The label

shall not be more than 15 characters.)

3. For RAID 0, select the desired stripe size. (Note: Available stripe sizes are 16, 32.

64LK is default. Please do not change the default setting.)

4. You can select between the different creating methods for RAID 0 and RAID 1,

using "Create RAID via" .

5. When you are fi nished, press Done (as shown in the previous screen ).

The following table gives examples of when each is appropriate.

Raid Level Create Via When Appropriate

RAID 0 No Init Creating a RAID 0 on new drives
RAID 1 Build1 Any time you wish to create a RAID 1, but especially if

you have data on one drive that you wish to preserve

RAID 1 Clear Creating a RAID 1 on new drives, or when you want to

ensure that the array contains no data after creation.

RAID 1 Quick

RAID 1 Init

Fastest way to create a RAID 1.
Appropriate when using new drives

C-5

X7DA3+ User's Manual

Notes:

1. Before adding a new drive to an array, back up any data contained on the new

drive to prevent data loss.

2. If you stop the Build or Clear process on a RAID 1 from Array Confi guration Utility,

you can restart it by pressing Ctrl+R.

3. If you have used Quick Init to create a RAID 1, you might fi nd some data incompat-

ible after running a consistency check. This is normal.

4. You can use drives of different sizes in a RAID. However, during a build process,

only the smaller drive can be selected as the source or fi rst drive.

5. When migrating from single volume to RAID 0, migrating from a larger drive to

a smaller drive is allowed. However, the destination drive must be at least half the

capacity of the source drive.

6. It is not recommended that you migrate or build an array on Windows dynamic

disks (volumes), as it will result in data loss.

Warning: Do not interrupt the creation of a RAID 0 using the Migrate option. If you do,

you will not be able to restart, or to recover the data that was on the source drive.

C-6

Appendix C: Installing the Adaptec HostRAID Utility and the Windows OS

Adding a Bootable Array

To make an array bootable:

1. From the Main menu, select Confi gure Boot Unit and press <Enter>. The following

screen displays.

2. From the "Select Drive to Create Boot Unit" list, select the drive you wish to Con-

fi gure Boot Unit and press <Insert>. The Drive you have selected appears in the right

window as shown in the screen below:

3. Select the disk drive you wish to confi gure as a bootable drive from the "Selected

Drives" List (in the right window) and press <Enter>. The next screen appears.

C-7

X7DA3+ User's Manual

Deleting a Bootable Array

To delete a bootable array:

1. From the Main menu, select Confi gure Boot Unit and press <Enter>.

2. From the "Select the Boot Unit" list (in the right window), select the bootable drive

you wish to delete and press <Delete>. The following screen appears:

3. When the screen shown above appears, select Delete and press <Enter>.

4. Enter <Y> to delete a bootable array when the following message is displayed:

"Do you want to delete the Bootable Unit? (Yes/No):" Then, the bootable array will

be deleted.

C-8