Supermicro X10DRi operation manual

Page 1
X10DRi
X10DRi-T
USER’S MANUAL
Revision 1.1
Page 2
The information in this User’s Manual has been carefully reviewed and is believed to be accurate. The vendor assumes no responsibility for any inaccuracies that may be contained in this document, and makes no commitment to update or to keep current the information in this manual, or to notify any person or organization of the updates. Please Note: For the most up-to-date version of this
manual, please see our website at www.supermicro.com.
Super Micro Computer, Inc. ("Supermicro") reserves the right to make changes to the product described in this manual at any time and without notice. This product, including software and docu­mentation, is the property of Supermicro and/or its licensors, and is supplied only under a license. Any use or reproduction of this product is not allowed, except as expressly permitted by the terms of said license.
IN NO EVENT WILL SUPER MICRO COMPUTER, INC. BE LIABLE FOR DIRECT, INDIRECT, SPECIAL, INCIDENTAL, SPECULATIVE OR CONSEQUENTIAL DAMAGES ARISING FROM THE USE OR INABILITY TO USE THIS PRODUCT OR DOCUMENTATION, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. IN PARTICULAR, SUPER MICRO COMPUTER, INC. SHALL NOT HAVE LIABILITY FOR ANY HARDWARE, SOFTWARE, OR DATA STORED OR USED WITH THE PRODUCT, INCLUDING THE COSTS OF REPAIRING, REPLACING, INTEGRATING, INSTALLING OR RECOVERING SUCH HARDWARE, SOFTWARE, OR DATA.
Any disputes arising between the manufacturer and the customer shall be governed by the laws of Santa Clara County in the State of California, USA. The State of California, County of Santa Clara shall be the exclusive venue for the resolution of any such disputes. Supermicro's total liability for all claims will not exceed the price paid for the hardware product.
FCC Statement: This equipment has been tested and found to comply with the limits for a Class A digital device pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the manufacturer’s instruction manual, may cause harmful interference with radio communications. Operation of this equipment in a residential area is likely to cause harmful interference, in which case you will be required to correct the interference at your own expense.
California Best Management Practices Regulations for Perchlorate Materials: This Perchlorate warning applies only to products containing CR (Manganese Dioxide) Lithium coin cells. “Perchlorate Material-special handling may apply. See www.dtsc.ca.gov/hazardouswaste/perchlorate”.
WARNING: Handling of lead solder materials used in this product may expose you to lead, a chemical known to the State of California to cause birth defects and other reproductive harm.
Manual Revision 1.1 Release Date: March 31, 2016 Unless you request and r copy any part of this document. Information in this document is subject to change without notice. Other products and companies referred to herein are trademarks or registered trademarks of their respective companies or mark holders. Copyright © 2016 by Super Micro Computer, Inc. All rights reserved.
Printed in the United States of America
Page 3
Preface
This manual is written for system integrators, IT technicians and
knowledgeable end users. It provides information for the installation and use of the
X10DRi/X10DRi-T motherboard.
About This Motherboard
The Super X10DRi/X10DRi-T motherboard supports dual Intel® E5-2600v3/v4
Series Processors (Socket R3) that offer new Intel Microarchitecture 22nm (E5-
2600v3)/14nm (E5-2600v4) Process Technology, delivering system performance,
power efciency, and feature sets to address the needs of next-generation computer
users. With the PCH C612 built in, the X10DRi-(T) motherboard supports Hybrid-
clock, Advanced Management Bus Infrastructure, and Intel® Node Manager 3.0.
This motherboard is ideal for general-purpose server platforms. Please refer to our
website (http://www.supermicro.com) for CPU and memory support updates.
Manual Organization
Chapter 1 describes the features, specications and performance of the moth-
erboard. It also provides detailed information about the Intel PCH C612 chipset.
Chapter 2 provides hardware installation instructions. Read this chapter when in-
stalling the processor, memory modules and other hardware components into the
system. If you encounter any problems, see Chapter 3, which describes trouble-
shooting procedures for video, memory, and system setup stored in CMOS.
Chapter 4 includes an introduction to BIOS, and provides detailed information on
running the BIOS Setup utility.
Appendix A provides BIOS Error Beep Codes.
Appendix B lists Software Installation Instructions.
Appendix C contains UEFI BIOS Recovery instructions.
Preface
iii
Page 4
X10DRi/X10DRi-T Motherboard User’s Manual
Conventions Used in the Manual
Pay special attention to the following symbols for proper system installation:
Warning: Important information given to ensure proper system installation or to prevent
damage to the components or injury to yourself;
Note: Additional information given to differentiate between models or
instructions provided for proper system setup.
iv
Page 5
Contacting Supermicro
Headquarters
Address: Super Micro Computer, Inc.
980 Rock Ave.
San Jose, CA 95131 U.S.A.
Tel: +1 (408) 503-8000
Fax: +1 (408) 503-8008
Email: marketing@supermicro.com (General Information)
support@supermicro.com (Technical Support)
Website: www.supermicro.com
Europe
Address: Super Micro Computer B.V.
Het Sterrenbeeld 28, 5215 ML
's-Hertogenbosch, The Netherlands
Tel: +31 (0) 73-6400390
Fax: +31 (0) 73-6416525
Email: sales@supermicro.nl (General Information)
support@supermicro.nl (Technical Support)
rma@supermicro.nl (Customer Support)
Website: www.supermicro.nl
Preface
Asia-Pacic
Address: Super Micro Computer, Inc.
3F, No. 150, Jian 1st Rd.
Zhonghe Dist., New Taipei City 235
Taiwan (R.O.C)
Tel: +886-(2) 8226-3990
Fax: +886-(2) 8226-3992
Email: support@supermicro.com.tw
Website: www.supermicro.com.tw
v
Page 6
X10DRi/X10DRi-T Motherboard User’s Manual
Table of Contents
Preface
Chapter 1 Overview
1-1 Overview ......................................................................................................... 1-1
1-2 Processor and Chipset Overview...................................................................1-11
1-3 Special Features ........................................................................................... 1-12
1-4 System Health Monitoring ............................................................................. 1-12
1-5 ACPI Features ............................................................................................... 1-13
1-6 Power Supply ................................................................................................ 1-13
1-7 Advanced Power Management ..................................................................... 1-14
Chapter 2 Installation
2-1 Standardized Warning Statements ................................................................. 2-1
Battery Handling .............................................................................................. 2-1
Product Disposal ............................................................................................. 2-3
2-2 Static-Sensitive Devices .................................................................................. 2-4
Precautions ..................................................................................................... 2-4
Unpacking ....................................................................................................... 2-4
2-3 Motherboard Installation .................................................................................. 2-5
Tools Needed .................................................................................................. 2-5
Location of Mounting Holes ............................................................................ 2-5
Installing the Motherboard .............................................................................. 2-6
2-4 Processor and Heatsink Installation................................................................ 2-7
Installing the LGA2011 Processor .................................................................2-7
Installing a Passive CPU Heatsink ................................................................2-11
Removing the Heatsink ................................................................................. 2-12
2-5 Installing and Removing the Memory Modules ............................................. 2-13
Installing & Removing DIMMs ....................................................................... 2-13
Removing Memory Modules ......................................................................... 2-13
2-6 Control Panel Connectors and I/O Ports ...................................................... 2-16
Back Panel Connectors and I/O Ports .......................................................... 2-16
Back Panel I/O Port Locations and Denitions ........................................... 2-16
Serial Ports ............................................................................................... 2-17
Video Connection ..................................................................................... 2-17
Universal Serial Bus (USB) ...................................................................... 2-18
Ethernet Ports .......................................................................................... 2-19
Unit Identier Switches/UID LED Indicators ............................................. 2-20
Front Control Panel ....................................................................................... 2-21
Front Control Panel Pin Denitions............................................................... 2-22
vi
Page 7
Table of Contents
NMI Button ............................................................................................... 2-22
Power LED .............................................................................................. 2-22
HDD/UID LED .......................................................................................... 2-23
NIC1/NIC2 LED Indicators ....................................................................... 2-23
Overheat (OH)/Fan Fail/PWR Fail/UID LED ............................................ 2-24
Power Fail LED ........................................................................................ 2-24
Reset Button ........................................................................................... 2-25
Power Button ........................................................................................... 2-25
2-7 Connecting Cables ........................................................................................ 2-26
Power Connectors ................................................................................... 2-26
Fan Headers ............................................................................................. 2-27
Chassis Intrusion ..................................................................................... 2-27
Internal Speaker ....................................................................................... 2-28
Powered SATA DOM (SuperDOM) Connectors ...................................... 2-28
TPM/Port 80 Header ................................................................................ 2-29
Overheat LED/Fan Fail ............................................................................ 2-29
Power SMB (I
2
C) Connector .................................................................... 2-30
IPMB ......................................................................................................... 2-30
T-SGPIO 1/2/3 Headers ........................................................................... 2-31
Standby Power Header ............................................................................ 2-31
Power LED/Speaker ................................................................................. 2-32
2-8 Jumper Settings ............................................................................................ 2-33
Explanation of Jumpers ................................................................................ 2-33
LAN Enable/Disable ................................................................................. 2-33
CMOS Clear ............................................................................................. 2-34
Watch Dog Enable/Disable ...................................................................... 2-34
VGA Enable .............................................................................................. 2-35
BMC Enable ............................................................................................ 2-35
I2C Bus to PCI-Exp. Slots ........................................................................ 2-36
Manufacturer Mode Select ....................................................................... 2-36
2-9 Onboard LED Indicators ............................................................................... 2-37
LAN 1/2 LEDs .......................................................................................... 2-37
IPMI Dedicated LAN LEDs ....................................................................... 2-37
Onboard Power LED ............................................................................... 2-38
BMC Heartbeat LED ................................................................................ 2-38
2-10 SATA Connections ......................................................................................... 2-39
SATA 3.0 Ports ......................................................................................... 2-39
vii
Page 8
X10DRi/X10DRi-T Motherboard User’s Manual
Chapter 3 Troubleshooting
3-1 Troubleshooting Procedures ........................................................................... 3-1
3-2 Technical Support Procedures ........................................................................ 3-5
3-3 Battery Removal and Installation .................................................................... 3-6
3-4 Frequently Asked Questions ........................................................................... 3-7
3-5 Returning Merchandise for Service................................................................. 3-8
Chapter 4 BIOS
4-1 Introduction ...................................................................................................... 4-1
4-2 Main Setup ...................................................................................................... 4-2
4-3 Advanced Setup Congurations...................................................................... 4-4
4-4 Event Logs .................................................................................................... 4-35
4-5 IPMI ............................................................................................................... 4-37
4-6 Security Settings ........................................................................................... 4-39
4-7 Boot Settings ................................................................................................. 4-40
4-8 Save & Exit ................................................................................................... 4-42
Appendix A BIOS Error Beep Codes
A-1 BIOS Error Beep Codes .................................................................................A-1
Appendix B Software Installation Instructions
B-1 Installing Software Programs ..........................................................................B-1
B-2 Installing SuperDoctor5 ...................................................................................B-2
Appendix C UEFI BIOS Recovery Instructions
C-1 An Overview to the UEFI BIOS ......................................................................C-1
C-2 How to Recover the UEFI BIOS Image (-the Main BIOS Block)....................C-1
C-3 To Recover the Main BIOS Block Using a USB-Attached Device..................C-1
viii
Page 9
Chapter 1: Overview
Chapter 1
Overview
1-1 Overview
Checklist
Congratulations on purchasing your computer motherboard from an acknowledged
leader in the industry. Supermicro boards are designed with the utmost attention to
detail to provide you with the highest standards in quality and performance.
Please check that the following items have all been included with your motherboard.
If anything listed here is damaged or missing, contact your retailer.
The following items are included in the retail box.
One (1) Supermicro Mainboard
One (1) I/O Shield (MCP-260-00042-0N)
Six (6) SATA Cable (CBL-0044L x6)
One (1) Quick Reference Guide (MNL-1491-QRG)
Note 1: For your system to work properly, please follow the links below
to download all necessary drivers/utilities and the user's manual for your
motherboard.
SMCI product manuals: http://www.supermicro.com/support/manuals/
Product Drivers and utilities: ftp://ftp.supermicro.com/
Note 2: For safety considerations, please refer to the complete list of safety
warnings posted on the Supermicro website at http://www.supermicro.com/
about/policies/safety_information.cfm.
If you have any questions, please contact our support team at support@supermicro.
com.
1-1
Page 10
X10DRi/X10DRi-T Motherboard User’s Manual
Motherboard Image
Note: All graphics shown in this manual were based upon the latest PCB
Revision available at the time of publishing of the manual. The motherboard
you've received may or may not look exactly the same as the graphics
shown in this manual.
1-2
Page 11
Motherboard Layout
JSD1
I-SATA0
Chapter 1: Overview
JPG1
JPB1
JPL1
JI2C1
JVRM2
J25
J27
USB10 (3.0)
USB8/9
(3.0)
S-SATA2
S-SATA0
FANB
JL1
BMC FW
CPU1 SLOT1 PCI-E 3.0 X8
COM2
JIPMB1
JI2C2
JVRM1
JPME2
JTPM1
T-SGPIO1 T-SGPIO2 T-SGPIO3
J23
(USB2.0)
USB2/3
(USB2.0)
USB4/5
J26
J-USB3-1AA
S-SATA3
S-SATA1
JSTBY1
JSD2
I-SATA5
VGA/BMC
Memory
CPU1 SLOT2 PCI-E 3.0 X16
I-SATA4
BMC
Intel PCH
I-SATA3
BIOS
CPU1 SLOT3 PCI-E 3.0 X8
BAR CODE
Battery
I-SATA2
I-SATA1
LEDM1
CPU2 SLOT4 PCI-E 3.0 X16
MAC CODE
X10DRi-(T)
Rev. 1.02
JBT1
SP1
JD1
JWD1
FANA
CPU2 SLOT5 PCI-E 3.0 X8
JOH1
LAN CTRL
CPU2 SLOT6 PCI-E 3.0 X16
P1 DIMMC1
P1 DIMMC2
P1 DIMMD1
LE1
Fan6
P1 DIMMD2
UID
JUIDB1
P2 DIMME1
USB6/7(3.0)
USB0/1
(2.0)
IPMI_LAN
P1 DIMMB1
FAN2
COM1
P1 DIMMA2
P1 DIMMA1
P2 DIMMH2
LE2
FAN1
P2 DIMMH1
JF1
P2 DIMMG2
JPWR1
JPI2C1
JPWR2
J24
FPCTRL
P2 DIMMG1
VGA
Fan5
P2 DIMMF2
P2 DIMME2
P2 DIMMF1
CLOSE 1st
FAN4
CPU1
LAN2
LAN1
CLOSE 1st
CPU2
OPEN 1st
P1 DIMMB2
OPEN 1st
FAN3
Note: For the latest CPU/Memory updates, please refer to our website at
http://www.supermicro.com/products/motherboard/ for details.
1-3
Page 12
X10DRi/X10DRi-T Motherboard User’s Manual
JSD1
S-SATA0
I-SATA0
X10DRi/X10DRi-T Quick Reference
UID
JPG1
JPL1
JI2C1
JVRM2
BMC FW
JPB1
COM2
JIPMB1
JI2C2
JVRM1
JPME2
Memory
CPU1 SLOT1 PCI-E 3.0 X8
VGA/BMC
CPU1 SLOT2 PCI-E 3.0 X16
BMC
LEDM1
BIOS
CPU1 SLOT3 PCI-E 3.0 X8
CPU2 SLOT4 PCI-E 3.0 X16
MAC CODE
BAR CODE
LAN CTRL
CPU2 SLOT5 PCI-E 3.0 X8
CPU2 SLOT6 PCI-E 3.0 X16
LE1
VGA
JUIDB1
Fan6
Fan5
LAN2
CLOSE 1st
LAN1
USB6/7(3.0)
CPU2
OPEN 1st
USB0/1
IPMI_LAN
(2.0)
COM1
J25
J27
USB10 (3.0)
USB8/9
(3.0)
S-SATA2
FANB
JL1
JTPM1
T-SGPIO1 T-SGPIO2 T-SGPIO3
J23
(USB2.0)
USB2/3
(USB2.0)
USB4/5
J26
J-USB3-1AA
S-SATA3
S-SATA1
I-SATA5
JSTBY1
JSD2
Intel PCH
I-SATA4
I-SATA3
Battery
I-SATA2
I-SATA1
X10DRi-(T)
Rev. 1.02
JBT1
SP1
JD1
JWD1
FANA
JOH1
P1 DIMMC2
P1 DIMMC1
P1 DIMMD1
P1 DIMMD2
P1 DIMMB2
P1 DIMMB1
P1 DIMMA2
P2 DIMME1
P2 DIMMF2
P2 DIMME2
P2 DIMMF1
CLOSE 1st
CPU1
OPEN 1st
FAN4
FAN3
P1 DIMMA1
P2 DIMMH2
P2 DIMMG2
P2 DIMMH1
JPWR1
JPI2C1
JPWR2
JF1
J24
FPCTRL
LE2
FAN2
FAN1
Notes:
See Chapter 2 for detailed information on jumpers, I/O ports and JF1 front
panel connections.
" " indicates the location of "Pin 1".
Jumpers/LED Indicators not indicated are for testing only.
P2 DIMMG1
LAN1/LAN2 ports support Gigabit LAN (GLAN) connections on the X10DRi, and
10G (T) LAN connections on the X10DRi-T.
Use only the correct type of onboard CMOS battery as specied by the manufac-
turer. Do not install the onboard battery upside down to avoid possible explosion.
1-4
Page 13
Chapter 1: Overview
X10DRi/X10DRi-T Jumpers
Jumper
JBT1
2
JI
C1/JI2C2
Description Default Setting
Clear CMOS/Reset BIOS Conguration See Chapter 3
SMB to PCI-E Slots Pins 2-3 (Disabled)
JPB1 BMC Enable Pins 1-2 (Enabled)
JPG1 VGA Enable Pins 1-2 (Enabled)
JPL1 GLAN1/GLAN2 Enable (X10DRi)
Pins 1-2 (Enabled)
(10G) TLAN1/TLAN2 Enable (X10DRi-T)
JPME2 Manufacture (ME) Mode Select Pins 1-2 (Normal)
JWD1 Watch Dog Timer Enable Pins 1-2 (Reset)
X10DRi/X10DRi-T Connectors
Connectors Description
Battery Onboard CMOS Battery (See Chpt. 3 for Used Battery Dis-
posal)
COM1/COM2 Backplane COM Port1/Front Accessible COM2 Header
Fan1-6, FanA-B CPU/System Fan Headers
J24 24-pin ATX Main Power Connector (See Warning on Pg. 1-6.)
JD1 Speaker/Power LED
JF1 Front Panel Control Header
JIPMB1 4-pin External BMC I
2
C Header (for an IPMI Card)
JL1 Chassis Intrusion
JOH1 Overheat LED Indicator
2
JPI
C1 Power Supply SMBbus I2C Header
JPWR1/2 12V 8-Pin Power Connectors (See Warning on Pg. 1-6.)
JSD1/JSD2 SATA DOM (Device on Module) Power Connectors
JSTBY1 Standby Power Connector
JTPM1 TPM (Trusted Platform Module)/Port 80 Header
JUIDB1 UID (Unit Identication) Button
LAN1/LAN2 G-bit Ethernet (GLAN) Ports 1/2 (X10DRi)
10G-bit Ethernet (TLAN) Ports 1/2 (X10DRi-T)
(IPMI) LAN IPMI_Dedicated LAN support by the Aspeed controller
(I-)SATA 0-5 SATA 3.0 Connectors supported by Intel PCH (I-SATA 0-5),
(I-SATA4/I-SATA5: used w/Supermicro SuperDOMs (Devices­on-Module with built-in power pins)
(S-)SATA 0-3 SATA 3.0 Connectors supported by Intel PCH (S-SATA 0-3)
(CPU1) Slot1 PCI-Express 3.0 x8 Slot from CPU1
(CPU1) Slot2 PCI-Express 3.0 x16 Slot from CPU1
(CPU1) Slot3 PCI-Express 3.0 x8 Slot from CPU1
1-5
Page 14
X10DRi/X10DRi-T Motherboard User’s Manual
(CPU2) Slot4 PCI-Express 3.0 x16 Slot from CPU2
(CPU2)Slot5 PCI-Express 3.0 x8 Slot from CPU2
(CPU1)Slot6 PCI-Express 3.0 x16 Slot from CPU2
(T-)SGPIO1/2/3 Seria_Link General Purpose I/O Headers 1/2/3 (for SATA
SP1 Internal Speaker/Buzzer
(BP) USB 0/1 Backpanel USB 2.0 Ports 0/1
(BP) USB 6/7 Backpanel USB 3.0 Ports 6/7
(FP) USB 2/3, 4/5 Front Accessible USB 2.0 Connection Headers 2/3 (J25), 4/5
(FP) USB 10 Front Panel Accessible Type A 3.0 Connector USB10 (J26)
(FP) USB 8/9 Front Panel Accessible Vertical USB 3.0 Connector for USB
VGA Backpanel VGA Port
LED Description State Status
LE1 Rear UID LED Blue: On Unit Identied
LE2 Onboard PWR LED On System Power On
LEDM1 BMC Heartbeat LED Green: Blinking BMC Normal
ports), (T-SGPIO1 for I-SATA0-3, T-SGPIO2 for I-SATA4/5, T­SGPIO3 for S-SATA0-3)
(J27)
8/9 (J-USB3-1AA)
X10DRi/X10DRi-T LED Indicators
Warning!
To avoid damaging the power supply or the motherboard, be sure to use a power
supply that contains a 24-pin and two 8-pin power connectors. Be sure to connect the
power supply to the 24-pin power connector (J24), and two 8-pin power connectors
(JPWR1, JPWR2) on the motherboard. Failure in doing so may void the manufacturer
warranty on your power supply and motherboard.
1-6
Page 15
Motherboard Features
Chapter 1: Overview
CPU
Memory
Chipset
Expansion
Slots
Graphics
Network
I/O Devices
Dual Intel
R3-LGA 2011); each processor supports dual full-
width Intel QuickPath Interconnect (QPI) links (of up
to 9.6 GT/s one direction per QPI)
®
E5-2600v3/v4 Series Processors (Socket
Note: E5-2600v4 requires Revision 2.0 BIOS
(or higher).
Integrated memory controller supports: up to
2048 GB of Load Reduced (LRDIMM) or 512
GB of Registered (RDIMM) DDR4 (288-pin) ECC
2400/2133/1866/1600 MHz modules in 16 slots
Note 1: Memory speed support is dependent on
the processors used in the system.
Note 2: For the latest CPU/memory updates,
please refer to our website at http://www.super-
micro.com/products/motherboard.
DIMM sizes
DIMM up to 128GB @ 1.2V
Intel® PCH C612
Three (3) PCI Express 3.0 x8 slots (CPU1 Slot1/
CPU1 Slot3/CPU2 Slot5)
Three (3) PCI-Express 3.0 x16 slot (CPU1 Slot2/
CPU2 Slot4/CPU2 Slot6)
Graphics Controller via Aspeed 2400 BMC
Intel® i350 Gigabit (10/100/1000 Mb/s) Ethernet
Controller for LAN 1/LAN 2 ports (X10DRi),
Intel X540 10_Gigabit (T) Ethernet Controller for LAN
1/LAN 2 ports (X10DRi-T),
Aspeed 2400 Base-board Controller (BMC) supports
IPMI 2.0
SATA Connections
SATA Ports Six (6) SATA 3.0 Ports support-
ed by Intel® PCH (I-SATA 0-5),
Four (4) SATA 3.0 Ports support-
ed by Intel® PCH (S-SATA 0-3)
RAID RAID 0, 1, 10, 5
1-7
Page 16
X10DRi/X10DRi-T Motherboard User’s Manual
IPMI 2.0
IPMI 2.0 supported by Aspeed 2400
Serial (COM) Port
One (1) Fast UART 16550 Port
One (1) Header
Peripheral Devices
USB Devices
Two (2) USB 2.0 ports on the rear I/O panel (USB
0/1),
Two (2) USB 3.0 ports on the rear I/O panel (USB
6/7),
Two (2) internal USB 2.0 headers (J25/J27) for four
(4) USB 2.0 connections for front panel support (J25:
USB 2/3, J27: 4/5)
One (1) Type A USB 3.0 connector (J26: USB 10) for
front access support
One (1) USB 3.0 vertical connector (J-USB3-1AA:
USB 8/9) for front panel support
BIOS
16 MB SPI AMI BIOS
®
APCI 2.3, ACPI 2.0/3.0/4.0, USB Keyboard, Plug &
Play (PnP) and SMBIOS 2.3
Power
Management
ACPI Power Management
Main switch override mechanism
Power-on mode for AC power recovery
®
Intel
Intelligent Power Node Manager 3.0 (Avail-
able when the Supermicro Power Manager [SPM]
is installed and special power supply used. See the
note on Page 1-14.)
Management Engine (ME)
PC Health
Monitoring
PC Health/CPU Monitoring
Onboard voltage monitoring for 1.2V, +3.3V, 3.3V
Standby, +5V, +5V Standby, +12V, CPU Core,
Memory, Chipset, and Battery Voltages
CPU/System overheat LED and control
CPU Thermal Trip support
Status Monitor for Speed Control
Status Monitor for On/Off Control
CPU Thermal Design Power (TDP): support up to
145W (See Note 1 next page)
SM Flash UEFI BIOS
1-8
Page 17
Chapter 1: Overview
Fan Control
Fan status monitoring via IPMI connections
Dual Cooling Zone
Low noise fan speed control
Pulse Width Modulation (PWM) fan control
System Management
PECI (Platform Environment Conguration Interface)
2.0 support
UID (Unit Identication)/Remote UID
System resource alert via SuperDoctor® 5
SuperDoctor® 5, Watch Dog, NMI
Chassis Intrusion Header and Detection
Dimensions
Note 1: CPU Maximum Thermal Design Power (TDP) is subject to chassis
and heatsink cooling restrictions. For proper thermal management, please
check the chassis and heatsink specications for proper CPU TDP sizing.
Note 2: For IPMI Conguration Instructions, please refer to the Embedded
IPMI Conguration User's Guide available @ http://www.supermicro.com/
support/manuals/.
12.07" (L) x 13.05" (W) (306.58 mm x 331.47 mm)
1-9
Page 18
X10DRi/X10DRi-T Motherboard User’s Manual
RJ45
DDR3
BMC Boot Flash
BIOS
VGA CONN
SLOT 3
LAN3
RTL8211E-VB-CG
SPI
SPI
Temp Sensor
#1-3
#1-2
#1-1
SLOT 2
DDR4
PCI-E X16 G3 (LANE REVERSE)
PCI-E X16
PCI-E X8 G3 (LANE REVERSE)
SLOT 1
PCI-E X8 G3 (LANE REVERSE)
PCI-E X8
LAN
PCI-E X8
X540/i350
RGRMII
BMC
AST2400
COM1 Connector
#1-5
#1-4
RMII/NCSI
#1-6
COM2 Header
#1-8
#1-7
PCI-E X1 G2
Processor
DDR-IV DDR-IV
#1 #3B
#2
#3A
PCI-E X8
USB 2.0
SPI
LPC
DMI2
4GB/s
#6/7/8
#3
PCH
Wellsburg
#2
#5
#12 USB2.0
TPM HEADER Debug Card
2IMD
FRONT PANEL
P0
P1
9.6G QPI
P1
P0
QPI
9.6G
SPI
BIOS HEADER
SYSTEM POWER
Processor
#1
PCI-E X8 G3
6.0 Gb/S
USB 2.0
USB 3.0
FAN SPEED
CTRL
#2 #3
PCI-E X16 G3
#0
2IMD
PCI-E X16 G3
#7
#6
#5
#4
#3
#2
#1
SATA
SATA
USB
USB
SLOT 5
#9
#8
PCI-E X8
SLOT 6
#2-8
#2-7
#2-6
#2-5
#2-4
#2-3
#2-2
#2-1
DDR4
PCI-E X16
SLOT 4
PCI-E X16
System Block Diagram
Note: This is a general block diagram and may not exactly represent the
features on your motherboard. See the Motherboard Features pages for
the actual specications of each motherboard.
1-10
Page 19
Chapter 1: Overview
1-2 Processor and Chipset Overview
Built upon the functionality and capability of the Intel® E5-2600v3/v4 Series pro-
cessors (Socket R3) and the Intel C612 PCH, the X10DRi/X10DRi-T motherboard
provides system performance, power efciency, and feature sets to address the
needs of next-generation computer users.
With support of new Intel® Microarchitecture 22nm (E5-2600v3)/14nm (E5-
2600v4) Process Technology, the X10DRi/X10DRi-T dramatically increases system
performance for a multitude of server applications.
The PCH C612 chip provides Enterprise SMbus support, including the following
features:
DDR4 288 -pin memory suppor t on Socket R3
Hybrid clock support capable of extending to most 2S platforms
Support for Management Engine (ME)
Support of SMBus speeds of up to 400KHz for BMC connectivity
Improved I/O capabilities to high-storage-capacity congurations
SPI Enhancements
Intel® Node Manager 3.0 for advanced power monitoring, capping and man-
agement for BMC enhancement (See the note below.)
BMC supports remote management, vir tualization, and the security package
for enterprise platforms
Notes:
1. E5-2600v4 requires Revision 2.0 BIOS (or higher).
2. Node manager support is depending on the power supply used in your
system.
1-11
Page 20
X10DRi/X10DRi-T Motherboard User’s Manual
1-3 Special Features
Recovery from AC Power Loss
The Basic I/O System (BIOS) provides a setting that determines how the system will
respond when AC power is lost and then restored to the system. You can choose for
the system to remain powered off (in which case you must press the power switch
to turn it back on), or for it to automatically return to the power-on state. See the
Advanced BIOS Setup section for this setting. The default setting is Last State.
1-4 System Health Monitoring
This section describes the features of system health monitoring of the motherboard.
This motherboard has an onboard BaseBoard Management Controller (BMC) that
supports system health monitoring. An onboard voltage monitor will scan the follow-
ing onboard voltages continuously: 1.2V, +3.3V, 3.3V Standby, +5V, +5V Standby,
+12V, CPU Core, Memory, Chipset, and Battery Voltages. Once a voltage becomes
unstable, a warning is given, or an error message is sent to the screen. The user
can adjust the voltage thresholds to dene the sensitivity of the voltage monitor.
Fan Status Monitor with Firmware Control
System health monitoring support provided by the BMC controller can check the
RPM status of a cooling fan. The onboard CPU and chassis fans are controlled by
IPMI Thermal Management.
Environmental Temperature Control
System Health sensors monitor temperatures and voltage settings of onboard
processors and the system in real time via the IPMI interface. Whenever the tem-
perature of the CPU or the system exceeds a user-dened threshold, system/CPU
cooling fans will be turned on to prevent the CPU or the system from overheating.
Note: To avoid possible system overheating, please be sure to provide
adequate airow to your system.
System Resource Alert
This feature is available when used with SuperDoctor® 5. SuperDoctor 5 is
used to notify the user of certain system events. For example, you can congure
SuperDoctor 5 to provide you with warnings when the system temperature, CPU
temperatures, voltages, and fan speeds go beyond a predened range.
1-12
Page 21
Chapter 1: Overview
1-5 ACPI Features
ACPI stands for Advanced Conguration and Power Interface. The ACPI specica-
tion denes a exible and abstract hardware interface that provides a standard
way to integrate power management features throughout a PC system, including
its hardware, operating system and application software. This enables the system
to automatically turn on and off peripherals such as CD-ROMs, network cards, hard
disk drives and printers.
In addition to operating system-directed power management, ACPI also provides a
generic system event mechanism for Plug and Play, and an operating system-inde-
pendent interface for conguration control. ACPI leverages the Plug and Play BIOS
data structures, while providing a processor architecture-independent implementa-
tion that is compatible with Windows 8, and Windows 2012 Operating Systems.
1-6 Power Supply
As with all computer products, a stable power source is necessary for proper and
reliable operation. It is even more important for processors that have high CPU
clock rates.
The X10DRi/X10DRi-T motherboard accommodates 24-pin ATX power supplies.
Although most power supplies generally meet the specications required by the
CPU, some are inadequate. In addition, two 12V 8-pin power connections are also
required to ensure adequate power supply to the system.
Warning: To avoid damaging the power supply or the motherboard, be sure to use
a power supply that contains a 24-pin and two 8-pin power connectors. Be sure to
connect the power supply to the 24-pin power connector (J24), and two 8-pin power
connectors (JPWR1, JPWR2) on the motherboard. Failure in doing so may void the
manufacturer warranty on your power supply and motherboard.
It is strongly recommended that you use a high quality power supply that meets ATX
power supply Specication 2.02 or above. It must also be SSI compliant. (For more
information, please refer to the website at http://www.ssiforum.org/). Additionally, in
areas where noisy power transmission is present, you may choose to install a line
lter to shield the computer from noise. It is recommended that you also install a
power surge protector to help avoid problems caused by power surges.
1-13
Page 22
X10DRi/X10DRi-T Motherboard User’s Manual
1-7 Advanced Power Management
The following new advanced power management features are supported by this
motherboard:
Intel® Intelligent Power Node Manager (NM) (Available when the Supermicro Power Manager [SPM] is Installed)
The Intel® Intelligent Power Node Manager 3.0 (IPNM) provides your system with
real-time thermal control and power management for maximum energy efciency.
IPNM is supported by the motherboard; however, Node Manager support also
depends on the power supply used in the system.
Management Engine (ME)
The Management Engine, which is an ARC controller embedded in the PCH, pro-
vides Server Platform Services (SPS) to your system. The services provided by
SPS are different from those provided by the ME on client platforms.
1-14
Page 23
Chapter 2: Installation
Chapter 2
Installation
2-1 Standardized Warning Statements
The following statements are industry-standard warnings, provided to warn the user
of situations which have the potential for bodily injury. Should you have questions or
experience difculty, contact Supermicro's Technical Support department for assis-
tance. Only certied technicians should attempt to install or congure components.
Read this section in its entirety before installing or conguring components in the
Supermicro chassis.
Battery Handling
Warning!
There is a danger of explosion if the battery is replaced incorrectly. Replace the
battery only with the same or equivalent type recommended by the manufacturer.
Dispose of used batteries according to the manufacturer's instructions
電池の取り扱い
電池交換が正しく行われなかった場合、破裂の危険性があります。 交換する電池はメー カーが推奨する型、または同等のものを使用下さい。 使用済電池は製造元の指示に従
って処 分して下さい。
警告 电池更换不当会有爆炸危险。请只使用同类电池或制造商推荐的功能相当的电池更 换原有电池。请按制造商的说明处理废旧电池。
警告 電池更換不當會有爆炸危險。請使用製造商建議之相同或功能相當的電池更換原有 電池。請按照製造商的說明指示處理廢棄舊電池。
Warnung
Bei Einsetzen einer falschen Batterie besteht Explosionsgefahr. Ersetzen Sie die
Batterie nur durch den gleichen oder vom Hersteller empfohlenen Batterietyp.
Entsorgen Sie die benutzten Batterien nach den Anweisungen des Herstellers.
2-1
Page 24
X10DRi/X10DRi-T Motherboard User’s Manual
Attention
Danger d'explosion si la pile n'est pas remplacée correctement. Ne la remplacer
que par une pile de type semblable ou équivalent, recommandée par le fabricant.
Jeter les piles usagées conformément aux instructions du fabricant.
¡Advertencia!
Existe peligro de explosión si la batería se reemplaza de manera incorrecta. Re-
emplazar la batería exclusivamente con el mismo tipo o el equivalente recomen-
dado por el fabricante. Desechar las baterías gastadas según las instrucciones
del fabricante.
경고!
배터리가 올바르게 교체되지 않으면 폭발의 위험이 있습니다. 기존 배터리와 동일 하거나 제조사에서 권장하는 동등한 종류의 배터리로만 교체해야 합니다. 제조사 의 안내에 따라 사용된 배터리를 처리하여 주십시오.
Waarschuwing
Er is ontplofngsgevaar indien de batterij verkeerd vervangen wordt. Vervang de
batterij slechts met hetzelfde of een equivalent type die door de fabrikant aan-
bevolen wordt. Gebruikte batterijen dienen overeenkomstig fabrieksvoorschriften
afgevoerd te worden.
2-2
Page 25
Chapter 2: Installation
Product Disposal
Warning!
Ultimate disposal of this product should be handled according to all national laws
and regulations.
製品の廃棄
この製品を廃棄処分する場合、国の関係する全ての法律・条例に従い処理する必要が ありま す。
警告 本产品的废弃处理应根据所有国家的法律和规章进行。
警告 本產品的廢棄處理應根據所有國家的法律和規章進行。
Warnung
Die Entsorgung dieses Produkts sollte gemäß allen Bestimmungen und Gesetzen
des Landes erfolgen.
¡Advertencia!
Al deshacerse por completo de este producto debe seguir todas las leyes y regla-
mentos nacionales.
Attention
La mise au rebut ou le recyclage de ce produit sont généralement soumis à des
lois et/ou directives de respect de l'environnement. Renseignez-vous auprès de
l'organisme compétent.
2-3
Page 26
X10DRi/X10DRi-T Motherboard User’s Manual
경고!
이 제품은 해당 국가의 관련 법규 및 규정에 따라 폐기되어야 합니다.
Waarschuwing
De uiteindelijke verwijdering van dit product dient te geschieden in overeenstemming
met alle nationale wetten en reglementen.
2-2 Static-Sensitive Devices
Electrostatic Discharge (ESD) can damage electronic com ponents. To avoid dam-
aging your system board, it is important to handle it very carefully. The following
measures are generally sufcient to protect your equipment from ESD.
Precautions
Use a grounded wrist strap designed to prevent static discharge.
Touch a grounded metal object before removing the board from the antistatic
bag.
Handle the motherboard by its edges only; do not touch its components, periph-
eral chips, memory modules or gold contacts.
When handling chips or modules, avoid touching their pins.
Put the motherboard and peripherals back into their antistatic bags when not
in use.
For grounding purposes, make sure that your system chassis provides excellent
conductivity between the power supply, the case, the mounting fasteners and
the motherboard.
Unpacking
The motherboard is shipped in antistatic packaging to avoid static damage.
When unpacking the motherboard, make sure that the person handling it is static
protected.
2-4
Page 27
Chapter 2: Installation
JOH1
AN4
AN2
AN3
AN1
ANA
JSD2
2-3 Motherboard Installation
All motherboards have standard mounting holes to t different types of chassis.
Make sure that the locations of all the mounting holes for both motherboard and
chassis match. Although a chassis may have both plastic and metal mounting fas-
teners, metal ones are highly recommended because they ground the motherboard
to the chassis. Make sure that the metal standoffs click in or are screwed in tightly.
Then use a screwdriver to secure the motherboard onto the motherboard tray.
Tools Needed
Phillips Screwdriver
Pan head screws (10 pieces)
Standoffs (10 pieces, if needed)
Location of Mounting Holes
There are ten (10) mounting holes on this motherboard indicated by the arrows.
BMC FW
JPG1
JPB1
JPL1
COM2
JIPMB1
JI2C1
JI2C2
JVRM2
JVRM1
JPME2
JTPM1
(USB2.0)
J25
(USB2.0)
J27
USB10 (3.0)
USB8/9
(3.0)
S-SATA2
S-SATA0
FANB
JL1
CPU1 SLOT1 PCI-E 3.0 X8
T-SGPIO1 T-SGPIO2 T-SGPIO3
J23
USB2/3
USB4/5
J26
J-USB3-1AA
S-SATA3
S-SATA1
I-SATA5
JSTBY1
BMC
VGA/BMC
Memory
CPU1 SLOT2 PCI-E 3.0 X16
Intel PCH
I-SATA4
I-SATA3
BIOS
CPU1 SLOT3 PCI-E 3.0 X8
BAR CODE
Battery
I-SATA2
I-SATA1
LEDM1
CPU2 SLOT4 PCI-E 3.0 X16
MAC CODE
X10DRi-(T)
Rev. 1.02
JBT1
SP1
JWD1
F
JD1
LAN CTRL
CPU2 SLOT5 PCI-E 3.0 X8
CPU2 SLOT6 PCI-E 3.0 X16
P1 DIMMC1
P1 DIMMC2
P1 DIMMD1
Fan6
P1 DIMMD2
UID
LE1
JUIDB1
P2 DIMME1
VGA
P2 DIMME2
P2 DIMMF1
CLOSE 1st
F
P2 DIMMF2
Fan5
CPU1
USB6/7(3.0)
USB0/1
(2.0)
COM1
IPMI_LAN
LAN1
LAN2
CLOSE 1st
CPU2
OPEN 1st
P1 DIMMB2
P1 DIMMB1
P1 DIMMA2
P1 DIMMA1
P2 DIMMH2
P2 DIMMG2
P2 DIMMH1
P2 DIMMG1
JPWR1
JPI2C1
JPWR2
OPEN 1st
F
JF1
J24
FPCTRL
LE2
F
F
Caution: 1) To avoid damaging the motherboard and its components, please do
not use a force greater than 8 lb/inch on each mounting screw during motherboard
installation. 2) Some components are very close to the mounting holes. Please take
precautionary measures to prevent damage to these components when installing the
motherboard to the chassis.
2-5
Page 28
X10DRi/X10DRi-T Motherboard User’s Manual
Installing the Motherboard
Note: Always connect the power cord last, and always remove it before
adding, removing or changing any hardware components.
1. Install the I/O shield into the chassis.
2. Locate the mounting holes on the motherboard.
3. Locate the matching mounting holes on the chassis. Align the mounting holes
on the motherboard against the mounting holes on the chassis.
4. Install standoffs in the chassis as needed.
5. Install the motherboard into the chassis carefully to avoid damaging mother-
board components.
6. Using the Phillips screwdriver, insert a Pan head #6 screw into a mounting
hole on the motherboard and its matching mounting hole on the chassis.
7. Repeat Step 5 to insert #6 screws into all mounting holes.
8. Make sure that the motherboard is securely placed in the chassis.
Note: Images displayed are for illustration only. Your chassis or compo-
nents might look different from those shown in this manual.
2-6
Page 29
Chapter 2: Installation
2-4 Processor and Heatsink Installation
Warning: When handling the processor package, avoid placing direct pressure on
the label area. Also, improper CPU installation or socket/pin misalignment can cause
serious damage to the CPU or the motherboard that will require RMA repairs. Be sure
to read and follow all instructions thoroughly before installing your CPU and heatsink.
Notes:
Always connect the power cord last, and always remove it before adding, re-
moving or changing any hardware components. Make sure that you install the
processor into the CPU socket before you install the CPU heatsink.
If you buy a CPU separately, make sure that you use an Intel-certied multi-
directional heatsink only.
Make sure to install the motherboard into the chassis before you install the
CPU heatsink.
When receiving a motherboard without a processor pre-installed, make sure that
the plastic CPU socket cap is in place and none of the socket pins are bent;
otherwise, contact your retailer immediately.
Refer to the Supermicro website for updates on CPU support.
Installing the LGA2011 Processor
1. There are two load levers on the LGA2011 socket. To open the socket cover,
rst press and release the load lever labeled 'Open 1st'.
1
OPEN 1st
Press down
Load Lever
on
labeled 'Open 1st'.
Note: All graphics, drawings and pictures shown in this manual are for il-
lustration only. The components that came with your machine may or may
not look exactly the same as those shown in this manual.
2
OPEN 1st
2-7
Page 30
X10DRi/X10DRi-T Motherboard User’s Manual
2. Press the second load lever labeled 'Close 1st' to release the load plate that
covers the CPU socket from its locking position.
1 2
3. With the lever labelled 'Close 1st' fully retracted, gently push down on the
lever labelled 'Open 1st' to open the load plate. Lif t the load plate to open it
completely.
Press down on
Lever 'Close 1st'
OPEN 1st
1
Load
Gently push down to pop the load plate open.
Pull lever away from the socket
OPEN 1st
2
OPEN 1st
Note: All graphics, drawings and pictures shown in this manual are for il-
lustration only. The components that came with your machine may or may
not look exactly the same as those shown in this manual.
2-8
Page 31
Chapter 2: Installation
4. Use your thumb and the index nger to loosen the lever and open the load
plate.
5. Using your thumb and index nger, hold the CPU on its edges. Align the CPU
keys, which are semi-circle cutouts, against the socket keys.
Socket Keys
CPU Keys
6. Once they are aligned, carefully lower the CPU straight down into the socket.
(Do not drop the CPU on the socket. Do not move the CPU horizontally or
vertically. Do not rub the CPU against the surface or against any pins of the
socket to avoid damaging the CPU or the socket.)
Warning: You can only install the CPU
inside the socket in one direction. Make
sure that it is properly inserted into the
CPU socket before closing the load
plate. If it doesn't close properly, do not
force it as it may damage your CPU.
Instead, open the load plate again to
make sure that the CPU is aligned
properly.
2-9
Page 32
X10DRi/X10DRi-T Motherboard User’s Manual
7. With the CPU inside the socket, inspect the four corners of the CPU to make
sure that the CPU is properly installed.
Gently close
1 2
the load plate.
8. Close the load plate with the CPU inside the socket. Lock the lever labelled
'Close 1st' rst, then lock the lever labelled 'Open 1st' second. Using your
thumb gently push the load levers down to the lever locks.
3
Lever Lock
Push down and
lock the lever
OPEN 1st
labelled 'Open 1st'.
Push down and lock the lever labelled 'Close 1st'.
OPEN 1st
4
OPEN 1st
2-10
Lever Lock
Page 33
Chapter 2: Installation
Installing a Passive CPU Heatsink
1. Do not apply any thermal grease to the heatsink or the CPU die -- the re-
quired amount has already been applied.
2. Place the heatsink on top of the CPU so that the four mounting holes are
aligned with those on the Motherboard and the Heatsink Bracket underneath.
3. Screw in two diagonal screws (i.e., the #1 and the #2 screws) until just snug
(-do not over-tighten the screws to avoid possible damage to the CPU.)
4. Finish the installation by fully tightening all four screws.
Direction of the
airow
Screw#2
Screw#1
OPEN 1st
Note: For optimized airow, please follow your chassis airow direction
to properly install the heatsink. Graphic drawings included in this manual
are for reference only. They might look different from the components
installed in your system.
Mounting Holes
2-11
Page 34
X10DRi/X10DRi-T Motherboard User’s Manual
Removing the Heatsink
Warning: We do not recommend that the CPU or the heatsink be removed. However,
if you do need to uninstall the heatsink, please follow the instructions below to uninstall
the heatsink to prevent damage done to the CPU or the CPU socket.
1. Unscrew the heatsink screws from the motherboard in the sequence as
shown in the illustration below.
2. Gently wriggle the heatsink to loosen it from the CPU. (Do not use excessive
force when wriggling the heatsink!)
3. Once the CPU is loosened from the socket, remove the CPU from the CPU
socket.
4. Remove the used thermal grease and clean the surface of the CPU and the
heatsink, Reapply the proper amount of thermal grease on the surface before
reinstalling the CPU and the heatsink.
Loosen screws in the sequence as shown.
Screw#4
Direction of
the airow
Screw#1
Screw#2
Motherboard
Screw#3
Notes: 1. For optimized airow, please follow your chassis airow direc-
tion to properly install the heatsink. 2. Graphics shown in this manual are
for reference only. They may or may not look the same as the components
installed in your system.
2-12
Page 35
Chapter 2: Installation
JL1
JI2C1
FANB
S-SATA2
S-SATA0
UID
USB8/9
(3.0)
USB10 (3.0)
JVRM2
J25
J27
2-5 Installing and Removing the Memory Modules
Note: Check Supermicro's website for recommended memory modules.
CAUTION
Exercise extreme care when installing or removing DIMM
modules to prevent any possible damage.
Installing & Removing DIMMs
1. Insert the desired number of DIMMs into the memory slots, starting with
DIMM A1. (For best performance, please use the memory modules of the
same type and speed in the same bank.)
2. Push the release tabs outwards on both ends of the DIMM slot to unlock it.
BMC FW
JPG1
BMC
VGA/BMC
Memory
LAN CTRL
LEDM1
JPB1
BIOS
CPU1 SLOT1 PCI-E 3.0 X8
CPU2 SLOT5 PCI-E 3.0 X8
CPU1 SLOT3 PCI-E 3.0 X8
CPU2 SLOT4 PCI-E 3.0 X16
CPU1 SLOT2 PCI-E 3.0 X16
JPL1
COM2
JIPMB1
JI2C2
JVRM1
JPME2
JTPM1
T-SGPIO1 T-SGPIO2 T-SGPIO3
J23
(USB2.0)
USB2/3
(USB2.0)
USB4/5
J26
J-USB3-1AA
S-SATA3
S-SATA1
I-SATA5
JSTBY1
JSD2
CPU2 SLOT6 PCI-E 3.0 X16
MAC CODE
BAR CODE
X10DRi-(T)
Rev. 1.02
P1 DIMMC2
P1 DIMMC1
P1 DIMMD1
Battery
Intel PCH
JBT1
I-SATA4
SP1
I-SATA2
I-SATA3
I-SATA1
JD1
JWD1
FANA
JOH1
JSD1
I-SATA0
USB6/7(3.0)
USB0/1
LE1
VGA
JUIDB1
Fan6
P2 DIMME1
P2 DIMME2
P2 DIMMF1
P1 DIMMD2
CLOSE 1st
FAN4
(2.0)
Fan5
P2 DIMMF2
CPU1
COM1
IPMI_LAN
LAN1
LAN2
CLOSE 1st
CPU2
OPEN 1st
P1 DIMMB2
P1 DIMMB1
P1 DIMMA2
P1 DIMMA1
P2 DIMMH2
P2 DIMMG2
P2 DIMMH1
P2 DIMMG1
JPWR1
JPI2C1
JPWR2
OPEN 1st
JF1
J24
FPCTRL
LE2
FAN1
FAN2
FAN3
Notches
Release Tabs
3. Align the key of the DIMM module with the receptive point on the memory
slot.
4. Align the notches on both ends of the module against the receptive points on
the ends of the slot.
5. Use two thumbs together to press the notches on both ends of the module
straight down into the slot until the module snaps into place.
6. Press the release tabs to the locking positions to secure the DIMM module
into the slot.
Press both notches straight
down into the memory slot at
the same time.
Removing Memory Modules
Press both notches on the ends of the DIMM module to unlock it. Once the DIMM
module is loosened, remove it from the memory slot.
2-13
Page 36
X10DRi/X10DRi-T Motherboard User’s Manual
Ranks Per DIMM and
Speed (MT/s); Voltage
(DPC)
LRDIMM
3DS
Memory Support for the X10DRi/X10DRi-T Motherboard
The X10DRi/X10DRi-T Motherboard supports up to 2048 GB of Load Re-
duced (LRDIMM) or 512 GB of Registered (RDIMM) DDR4 (288-pin) ECC
2400/2133/1866/1600 MHz modules in 16 slots. Memory speed support depends
upon the CPUs installed in the motherboard. For the latest memory updates, please
refer to our website a at http://www.supermicro.com/products/motherboard.
Processor & Memory Module Population Conguration
For memory to work properly, follow the tables below for memory installation.
Processors and their Corresponding Memory Modules
CPU# Corresponding DIMM Modules
CPU 1 P1-
DIMMA1
CPU2 P2-
DIMME1
P1­DIMMB1
P2­DIMMF1
P1­DIMMC1
P2­DIMMG1
P1­DIMMD1
P2­DIMMH1
P1­DIMMA2
P2­DIMME2
P1­DIMMB2
P2­DIMM F2
P1­DIMMC2
P2­DIMMG2
P1­DIMMD2
P2­DIMMH2
Populating RDIMM/LRDIMM DDR4 Memory Modules for the E5­2600v3-based Motherboard
(V);
2 Slots Per Channel
Type
Slot Per Channel (SPC)
DIMM Capacity
Data
Width
(GB)
and DIMM Per Channel
1 Slot Per
Channel
1DPC 1DPC 2DPC
4Gb 8Gb
RDIMM SRx4 8GB 16GB
RDIMM SRx8 4GB 8GB
RDIMM DRx8 8GB 16GB
RDIMM DRx4 16GB 32GB
LRDIMM QRx4 32GB 64GB
8Rx4 64GB 128GB
2-14
1.2V
2133 2133 1866
2133 2133 1866
2133 2133 1866
2133 2133 1866
2133 2133 2133
2133 2133 2133
1.2V
1.2V
Page 37
Chapter 2: Installation
Ranks Per
and
Speed (MT/s); Voltage (V);
Channel (DPC)
Populating RDIMM/LRDIMM DDR4 Memory Modules for the E5­2600v4-based Motherboard
Slot Per Channel (SPC) and DIMM Per
Type
DIMM
Data
Width
DIMM Capacity
(GB)
4Gb 8Gb
1 Slot Per
Channel
1DPC 1DPC 2DPC
1.2V 1.2V 1.2V
2 Slots Per Channel
RDIMM SRx4 8GB 16GB
RDIMM SRx8 4GB 8G B
RDIMM DRx8 8GB 16GB
RDIMM DRx4 16GB 32GB
LRDIMM QRx4 32GB 64GB
LRDIMM
8Rx4 64GB 128GB
3DS
2400 2400 2133
2400 2400 2133
2400 2400 2133
2400 2400 2133
2400 2400 2400
2400 2400 2400
An Important Note:
For the memory modules to work properly, please install DIMM modules of the
same type, same speed and same operating frequency in the motherboard.
Mixing of DIMMs of different types or different speeds is not allowed.
2-15
Page 38
X10DRi/X10DRi-T Motherboard User’s Manual
UID
I-SATA0
12345
6
789
2-6 Control Panel Connectors and I/O Ports
The I/O por ts are color coded in conformance with the industr y standards. See
the picture below for the colors and locations of the various I/O ports.
Back Panel Connectors and I/O Ports
JPG1
JPB1
JPL1
JI2C1
JVRM2
J25
J27
USB10 (3.0)
USB8/9
(3.0)
S-SATA2
S-SATA0
FANB
JL1
COM2
JIPMB1
JI2C2
JVRM1
JPME2
(USB2.0)
BMC FW
JTPM1
T-SGPIO1 T-SGPIO2 T-SGPIO3
J23
(USB2.0)
J26
J-USB3-1AA
JSD2
CPU1 SLOT1 PCI-E 3.0 X8
USB2/3
USB4/5
S-SATA3
S-SATA1
I-SATA5
JSTBY1
VGA/BMC
Memory
CPU1 SLOT2 PCI-E 3.0 X16
I-SATA4
I-SATA3
JSD1
BMC
Intel PCH
I-SATA2
LEDM1
BIOS
CPU1 SLOT3 PCI-E 3.0 X8
MAC CODE
BAR CODE
Battery
JBT1
SP1
I-SATA1
CPU2 SLOT5 PCI-E 3.0 X8
CPU2 SLOT4 PCI-E 3.0 X16
X10DRi-(T)
Rev. 1.02
JD1
JWD1
FANA
JOH1
LAN CTRL
P1 DIMMC1
CPU2 SLOT6 PCI-E 3.0 X16
P1 DIMMC2
P1 DIMMD1
P1 DIMMD2
10
LE1
JUIDB1
Fan6
P2 DIMME1
P2 DIMME2
FAN4
P2 DIMMF1
CLOSE 1st
VGA
P2 DIMMF2
USB6/7(3.0)
USB0/1
(2.0)
Fan5
LAN2
CLOSE 1st
CPU1
OPEN 1st
FAN3
COM1
IPMI_LAN
LAN1
CPU2
OPEN 1st
P1 DIMMB2
P1 DIMMB1
P1 DIMMA2
P1 DIMMA1
P2 DIMMH2
P2 DIMMG2
P2 DIMMH1
P2 DIMMG1
JPWR1
JPI2C1
JPWR2
JF1
J24
FPCTRL
LE2
FAN1
FAN2
Back Panel I/O Port Locations and Denitions
1. COM Port 1 (Turquoise)
2. Back Panel USB 2.0 Port 0
3. Back Panel USB 2.0 Port 1
4. IPMI_Dedicated LAN
5. Back Panel USB 3.0 Port 6
6. Back Panel USB 3.0 Port 7
7. Gigabit LAN 1 (X10DRi), (10G) TLAN 1 (X10DRi-T)
8. Gigabit LAN 2 (X10DRi), (10G) TLAN 2 (X10DRi-T)
9. Back Panel VGA (Blue)
10. UID Button/UID LED (LE1) (on the motherboard)
2-16
Page 39
Chapter 2: Installation
JL1
JSD1
JI2C1
FANB
S-SATA2
S-SATA0
I-SATA0
USB8/9
(3.0)
USB10 (3.0)
JVRM2
J25
J27
COM1
COM2
COM1
COM2
2
1
2
1
3
Serial Ports
Two COM connections (COM1 &
COM2) are located on the mother-
board. COM1 is located on the Back-
plane I/O panel. COM2, located next
to CPU1 PCI-E Slot1, provides front
access support. See the table on the
right for pin denitions.
Video Connection
A Video (VGA) port is located next
to LAN2 on the I/O backplane. Refer
to the board layout below for the
location.
Serial COM) Ports
Pin Denitions
Pin # Denition Pin # Denition
1 DCD 6 DSR
2 RXD 7 RTS
3 TXD 8 CTS
4 DTR 9 RI
5 Ground 10 N/A
BMC FW
JPG1
JPB1
CPU1 SLOT1 PCI-E 3.0 X8
JPL1
COM2
JIPMB1
JI2C2
JVRM1
JPME2
JTPM1
T-SGPIO1 T-SGPIO2 T-SGPIO3
J23
(USB2.0)
USB2/3
(USB2.0)
USB4/5
J26
J-USB3-1AA
JSTBY1
JSD2
BMC
VGA/BMC
Memory
CPU1 SLOT2 PCI-E 3.0 X16
Intel PCH
S-SATA3
S-SATA1
I-SATA5
I-SATA4
I-SATA2
I-SATA3
LEDM1
BIOS
CPU1 SLOT3 PCI-E 3.0 X8
MAC CODE
BAR CODE
Battery
JBT1
SP1
I-SATA1
LAN CTRL
CPU2 SLOT5 PCI-E 3.0 X8
CPU2 SLOT4 PCI-E 3.0 X16
X10DRi-(T)
Rev. 1.02
JD1
JWD1
FANA
JOH1
CPU2 SLOT6 PCI-E 3.0 X16
P1 DIMMC2
P1 DIMMC1
P1 DIMMD1
P1 DIMMD2
UID
LE1
JUIDB1
Fan6
P2 DIMME1
P2 DIMME2
FAN4
P2 DIMMF1
CLOSE 1st
USB6/7(3.0)
USB0/1
(2.0)
VGA
Fan5
LAN2
CLOSE 1st
P2 DIMMF2
CPU1
OPEN 1st
FAN3
COM1
IPMI_LAN
LAN1
CPU2
OPEN 1st
P1 DIMMB2
P1 DIMMB1
P1 DIMMA2
P1 DIMMA1
P2 DIMMH2
P2 DIMMG2
P2 DIMMH1
P2 DIMMG1
JPWR1
JPI2C1
JPWR2
JF1
J24
FPCTRL
LE2
FAN1
FAN2
1. COM1
2. COM2
3. VGA
2-17
Page 40
X10DRi/X10DRi-T Motherboard User’s Manual
I-SATA0
1
2
3
4
5
6
7
8
Universal Serial Bus (USB)
Two USB 2.0 ports (USB 0/1) and two
USB 3.0 ports (USB6/7) are located
on the I/O backpanel. In addition,
two internal USB 2.0 headers (J25/
J27) provides a total of four USB 2.0
connections (J25: USB 2/3, J27: USB
4/5) for front panel support. A Type A
connector (J26) and a vertical USB
connector (J-USB3-1AA) provide
front accessiable USB3.0 connections
(J26: USB10, J-USB3-1AA: USB 8/9).
(Cables are not included). See the
tables on the right and below for pin
denitions.
USB (3.0) USB 10 (Type A), USB (3.0)
USB 8/9 (J-USB3-1AA)
Pin Denitions
Pin# Description
1 VBUS
2 SSRX-
3 SSRX+
4 Ground
5 SSTX-
6 SSTX+
7 GND_DRAIN
8 D-
9 D+
Back Panel USB (2.0) 0/1
Pin Denitions
Pin# Denition Pin# Denition
1 +5V 5 +5V
2 USB_PN1 6 USB_PN0
3 USB_PP1 7 USB_PP0
4 Ground 8 Ground
Front Panel USB (2.0): USB 2/3 (J25),
USB 4/5 (J27)Pin Denitions
Pin# Denition Pin# Denition
1 +5V 2 +5V
3 USB_PN2 4 USB_PN3
5 USB_PP2 6 USB_PP3
7 Ground 8 Ground
9 Key 10 Ground
JPG1
JPB1
JPL1
JI2C1
JVRM2
J25
J27
USB10 (3.0)
USB8/9
(3.0)
S-SATA2
S-SATA0
FANB
JL1
COM2
JIPMB1
JI2C2
JVRM1
JPME2
(USB2.0)
BMC FW
JTPM1
T-SGPIO1 T-SGPIO2 T-SGPIO3
J23
(USB2.0)
J26
J-USB3-1AA
JSD2
CPU1 SLOT1 PCI-E 3.0 X8
USB2/3
USB4/5
S-SATA3
S-SATA1
I-SATA5
JSTBY1
VGA/BMC
Memory
CPU1 SLOT2 PCI-E 3.0 X16
I-SATA4
I-SATA3
JSD1
BMC
Intel PCH
I-SATA2
LEDM1
BIOS
CPU1 SLOT3 PCI-E 3.0 X8
MAC CODE
BAR CODE
Battery
JBT1
SP1
I-SATA1
CPU2 SLOT5 PCI-E 3.0 X8
CPU2 SLOT4 PCI-E 3.0 X16
X10DRi-(T)
Rev. 1.02
JD1
JWD1
FANA
JOH1
LAN CTRL
P1 DIMMC1
CPU2 SLOT6 PCI-E 3.0 X16
P1 DIMMC2
P1 DIMMD1
P1 DIMMD2
UID
LE1
JUIDB1
Fan6
P2 DIMME1
P2 DIMME2
FAN4
P2 DIMMF1
CLOSE 1st
VGA
P2 DIMMF2
USB6/7(3.0)
USB0/1
(2.0)
Fan5
CPU1
IPMI_LAN
LAN1
LAN2
CLOSE 1st
CPU2
OPEN 1st
P1 DIMMB2
P1 DIMMB1
P1 DIMMA2
P1 DIMMA1
P2 DIMMH2
OPEN 1st
FAN2
FAN3
1. Backpanel USB0 (USB2.0)
COM1
2. Backpanel USB1 (USB2.0)
3. Backpanel USB6 (USB3.0)
4. Backpanel USB7 (USB3.0)
5. FP USB 2/3 (USB2.0) (J25)
6. FP USB 4/5 (USB2.0) (J27)
7. Type A USB 10 (USB 3.0) (J26)
P2 DIMMG2
P2 DIMMH1
P2 DIMMG1
8. Vertical USB 8/9 (USB 3.0) (J-USB3-1AA)
JPWR1
JPI2C1
JPWR2
JF1
J24
FPCTRL
LE2
FAN1
2-18
Page 41
Chapter 2: Installation
JL1
JSD1
JI2C1
FANB
S-SATA2
S-SATA0
UID
I-SATA0
USB6/7(3.0)
USB8/9
(3.0)
USB10 (3.0)
JVRM2
J27
1
2
3
Ethernet Ports
Two Gigabit Ethernet ports (LAN1,
LAN2) are located on the I/O back-
plane on the motherboard. These
ethernet ports support 1_GbE LANs
on the X10 DRi, and 10_GbE LANs
on the X10DRi-T. In addition, an
IPMI_Dedicated LAN is located above
USB 0/1 ports on the backplane. All
these ports accept RJ45 type cables.
Please refer to the LED Indicator Sec-
tion for LAN LED information.
LAN Ports
Pin Denition
Pin# Denition
1 P2V5SB 10 SGND
2 TD0+ 11 Act LED
3 TD0- 12 P3V3SB
4 TD1+ 13 Link 100 LED
5 TD1- 14 Link 1000 LED
(Yellow, +3V3SB)
(Yellow, +3V3SB)
6 TD2+ 15 Ground
7 TD2- 16 Ground
8 TD3+ 17 Ground
9 TD3- 18 Ground
(NC: No Connection)
USB0/1
(2.0)
COM1
IPMI_LAN
LAN1
CLOSE 1st
CPU2
OPEN 1st
P1 DIMMB2
P1 DIMMB1
P1 DIMMA2
P1 DIMMA1
P2 DIMMH2
P2 DIMMG2
P2 DIMMH1
P2 DIMMG1
JPWR1
JPI2C1
JPWR2
OPEN 1st
FAN3
JF1
J24
FPCTRL
LE2
FAN1
FAN2
10_GLAN1 (X10DRi-T)
2. GLAN2 (X10DRi)
10_GLAN2 (X10DRi-T)
3. IPMI_LAN
JD1
JOH1
LAN CTRL
CPU2 SLOT5 PCI-E 3.0 X8
P1 DIMMC1
CPU2 SLOT6 PCI-E 3.0 X16
P1 DIMMC2
P1 DIMMD1
P1 DIMMD2
LE1
Fan6
JUIDB1
P2 DIMME1
P2 DIMME2
CLOSE 1st
FAN4
VGA
P2 DIMMF1
P2 DIMMF2
Fan5
LAN2
CPU1
BMC FW
JPG1
BMC
VGA/BMC
Memory
LEDM1
JPB1
BIOS
CPU1 SLOT1 PCI-E 3.0 X8
CPU1 SLOT3 PCI-E 3.0 X8
CPU2 SLOT4 PCI-E 3.0 X16
CPU1 SLOT2 PCI-E 3.0 X16
JPL1
COM2
JIPMB1
JI2C2
JVRM1
MAC CODE
BAR CODE
JPME2
JTPM1
T-SGPIO1 T-SGPIO2 T-SGPIO3
J23
(USB2.0)
J25
(USB2.0)
J26
J-USB3-1AA
JSD2
X10DRi-(T)
Rev. 1.02
USB2/3
Battery
USB4/5
Intel PCH
S-SATA3
S-SATA1
JBT1
I-SATA5
I-SATA4
SP1
I-SATA2
I-SATA3
I-SATA1
JSTBY1
JWD1
FANA
2-19
1. GLAN1 (X10DRi)
Page 42
X10DRi/X10DRi-T Motherboard User’s Manual
3
JSD1
I-SATA0
1
2
4
Unit Identier Switches/UID LED
Indicators
A rear Unit Identier (UID) switch and a
rear UID LED (LE1) are located next to the
VGA port on the motherboard. The front
UID switch and the front UID LED are both
located on the Front Panel Control (JF1)
(with the front UID switch on pin 13, and
the front LED on pin 7 of JF1). When you
press the front or the rear UID switch, both
front and rear UID LEDs will be turned on.
Press the UID switch again to turn off the
LED indicators. The UID Indicators provide
easy identication of a system unit that may
be in need of service.
Note: UID can also be triggered via
IPMI on the motherboard. For more
information on IPMI, please refer to
the IPMI User's Guide posted on
our website @http://www.super-
micro.com.
UID Switch
Pin# Denition
1 Ground
2 Ground
3 Button In
4 Ground
Color/State Status
Blue: On Unit Identied
Ground
X
FP PWRLED
HDD LED
NIC1 Link LED
NIC2 Link LED
OH/Fan Fail/ PWR Fail LED)
Power Fail LED
Ground
Ground
UID LED
Status
1920
1
2
NMI
X
3.3 V
UID Switch
NIC1 Activity LED
NIC2 Activity LED
UID LED
3.3V
Reset
Reset Button
Power Button
PWR
JPG1
JPB1
JPL1
JI2C1
JVRM2
J25
J27
USB10 (3.0)
USB8/9
(3.0)
S-SATA2
S-SATA0
FANB
JL1
COM2
JIPMB1
JI2C2
JVRM1
JPME2
(USB2.0)
BMC FW
JTPM1
T-SGPIO1 T-SGPIO2 T-SGPIO3
J23
(USB2.0)
J26
J-USB3-1AA
JSD2
CPU1 SLOT1 PCI-E 3.0 X8
USB2/3
USB4/5
S-SATA3
S-SATA1
I-SATA5
JSTBY1
VGA/BMC
Memory
CPU1 SLOT2 PCI-E 3.0 X16
I-SATA4
I-SATA3
BMC
Intel PCH
I-SATA2
LEDM1
BIOS
CPU1 SLOT3 PCI-E 3.0 X8
MAC CODE
BAR CODE
Battery
JBT1
SP1
I-SATA1
CPU2 SLOT5 PCI-E 3.0 X8
CPU2 SLOT4 PCI-E 3.0 X16
X10DRi-(T)
Rev. 1.02
JD1
JWD1
FANA
JOH1
LAN CTRL
P1 DIMMC1
CPU2 SLOT6 PCI-E 3.0 X16
P1 DIMMC2
P1 DIMMD1
P1 DIMMD2
UID
LE1
JUIDB1
Fan6
P2 DIMME1
P2 DIMME2
FAN4
P2 DIMMF1
CLOSE 1st
VGA
P2 DIMMF2
USB6/7(3.0)
USB0/1
(2.0)
Fan5
LAN2
CLOSE 1st
CPU1
OPEN 1st
FAN3
COM1
IPMI_LAN
LAN1
CPU2
OPEN 1st
P1 DIMMB2
P1 DIMMB1
P1 DIMMA2
P1 DIMMA1
P2 DIMMH2
P2 DIMMG2
P2 DIMMH1
P2 DIMMG1
JPWR1
JPI2C1
JPWR2
JF1
J24
FPCTRL
LE2
FAN1
FAN2
1. UID Switch
2. Rear UID LED
3. Front UID LED
4. Front UID Switch
2-20
Page 43
Chapter 2: Installation
I-SATA0
Front Control Panel
JF1 contains header pins for various buttons and indicators that are normally lo-
cated on a control panel at the front of the chassis. These connectors are designed
specically for use with Supermicro's server chassis. See the gure below for the
descriptions of the various control panel buttons and LED indicators. Refer to the
following section for descriptions and pin denitions.
JPG1
JPB1
JPL1
COM2
JI2C1
JVRM2
JPME2
J25
J27
USB10 (3.0)
USB8/9
(3.0)
S-SATA2
S-SATA0
FANB
JL1
BMC FW
CPU1 SLOT1 PCI-E 3.0 X8
JIPMB1
JI2C2
JVRM1
JTPM1
T-SGPIO1 T-SGPIO2 T-SGPIO3
J23
(USB2.0)
USB2/3
(USB2.0)
USB4/5
J26
J-USB3-1AA
S-SATA3
S-SATA1
JSTBY1
JSD2
VGA/BMC
Memory
CPU1 SLOT2 PCI-E 3.0 X16
I-SATA5
I-SATA4
JSD1
BMC
LEDM1
BIOS
CPU1 SLOT3 PCI-E 3.0 X8
MAC CODE
BAR CODE
Battery
Intel PCH
JBT1
SP1
I-SATA2
I-SATA3
I-SATA1
NIC1 Link LED
NIC2 Link LED
OH/Fan Fail/ PWR Fail LED)
Power Fail LED
JF1 Header Pins
LAN CTRL
CPU2 SLOT5 PCI-E 3.0 X8
CPU2 SLOT4 PCI-E 3.0 X16
X10DRi-(T)
Rev. 1.02
JD1
JWD1
FANA
JOH1
Ground
FP PWRLED
HDD LED
CPU2 SLOT6 PCI-E 3.0 X16
P1 DIMMC2
P1 DIMMC1
P1 DIMMD1
X
Ground
Ground
Fan6
P1 DIMMD2
UID
LE1
JUIDB1
P2 DIMME1
VGA
P2 DIMME2
P2 DIMMF1
CLOSE 1st
FAN4
2
Fan5
LAN2
CLOSE 1st
P2 DIMMF2
CPU1
OPEN 1st
FAN3
1920
NMI
3.3 V
UID Switch
NIC1 Activity LED
NIC2 Activity LED
UID LED
3.3V
Reset
PWR
1
USB6/7(3.0)
LAN1
CPU2
OPEN 1st
X
Reset Button
Power Button
USB0/1
IPMI_LAN
P1 DIMMB2
P1 DIMMB1
FAN2
(2.0)
COM1
P1 DIMMA2
P1 DIMMA1
P2 DIMMH2
P2 DIMMG2
P2 DIMMH1
P2 DIMMG1
JPWR1
JPI2C1
JPWR2
JF1
J24
FPCTRL
LE2
FAN1
2-21
Page 44
X10DRi/X10DRi-T Motherboard User’s Manual
UID
USB6/7(3.0)
Front Control Panel Pin Denitions
NMI Button
The non-maskable interrupt button
header is located on pins 19 and 20
of JF1. Refer to the table on the right
for pin denitions.
Power LED
The Power LED connection is located
on pins 15 and 16 of JF1. Refer to the
table on the right for pin denitions.
NMI Button
Pin Denitions (JF1)
Pin# Denition
19 Control
20 Ground
Power LED
Pin Denitions (JF1)
Pin# Denition
15 3.3V
16 PWR LED
JPG1
JPB1
JPL1
JI2C1
JVRM2
J25
J27
USB10 (3.0)
USB8/9
(3.0)
S-SATA2
S-SATA0
FANB
JL1
BMC FW
CPU1 SLOT1 PCI-E 3.0 X8
COM2
JIPMB1
JI2C2
JVRM1
JPME2
JTPM1
T-SGPIO1 T-SGPIO2 T-SGPIO3
J23
(USB2.0)
USB2/3
(USB2.0)
J26
J-USB3-1AA
JSD2
X
Ground
Ground
A. NMI
B. PWR LED
1920
NMI
X
3.3 V
UID Switch
NIC1 Activity LED
NIC2 Activity LED
UID LED
3.3V
Reset
PWR
1
2
A
Reset Button
Power Button
USB0/1
LE1
VGA
LAN CTRL
CPU2 SLOT5 PCI-E 3.0 X8
P1 DIMMC1
CPU2 SLOT6 PCI-E 3.0 X16
P1 DIMMC2
P1 DIMMD1
P1 DIMMD2
Fan6
JUIDB1
P2 DIMME1
P2 DIMME2
CLOSE 1st
FAN4
P2 DIMMF1
P2 DIMMF2
Fan5
LAN2
CLOSE 1st
CPU1
OPEN 1st
BMC
VGA/BMC
Memory
LEDM1
BIOS
CPU1 SLOT3 PCI-E 3.0 X8
CPU2 SLOT4 PCI-E 3.0 X16
CPU1 SLOT2 PCI-E 3.0 X16
MAC CODE
BAR CODE
X10DRi-(T)
Rev. 1.02
Battery
USB4/5
Intel PCH
S-SATA3
S-SATA1
JBT1
I-SATA5
I-SATA4
SP1
I-SATA2
I-SATA3
I-SATA1
JSTBY1
JD1
JWD1
FANA
JOH1
JSD1
I-SATA0
(2.0)
COM1
IPMI_LAN
LAN1
CPU2
OPEN 1st
P1 DIMMB2
P1 DIMMB1
P1 DIMMA2
P1 DIMMA1
P2 DIMMH2
P2 DIMMG2
P2 DIMMH1
P2 DIMMG1
JPWR1
JPI2C1
JPWR2
JF1
J24
FPCTRL
LE2
FAN1
FAN2
FAN3
Ground
B
FP PWRLED
HDD LED
NIC1 Link LED
NIC2 Link LED
OH/Fan Fail/ PWR Fail LED)
Power Fail LED
2-22
Page 45
Chapter 2: Installation
UID
USB6/7(3.0)
HDD/UID LED
The HDD LED connection is located
on pins 13 and 14 of JF1. Attach a
cable to pin 14 to show HDD activity
status. Attach a cable to pin 13 to use
UID switch. See the table on the right
for pin denitions.
NIC1/NIC2 LED Indicators
The NIC (Network Interface Control-
ler) LED connection for LAN port 1 is
located on pins 11 and 12 of JF1, and
the LED connection for LAN Port 2 is
on pins 9 and 10. Attach the NIC LED
cables here to display network activity.
Refer to the table on the right for pin
denitions.
HDD LED
Pin Denitions (JF1)
Pin# Denition
13 UID Switch
14 HD Active
GLAN1/2 LED
Pin Denitions (JF1)
Pin# Denition
9 NIC 2 Activity LED
10 NIC 2 Link LED
11 NIC 1 Activity LED
12 NIC 1 Link LED
JPG1
JPB1
JPL1
JI2C1
JVRM2
J25
J27
USB10 (3.0)
USB8/9
(3.0)
S-SATA2
S-SATA0
FANB
JL1
COM2
JIPMB1
JI2C2
JVRM1
JPME2
BMC FW
JTPM1
T-SGPIO1 T-SGPIO2 T-SGPIO3
J23
(USB2.0)
(USB2.0)
J26
J-USB3-1AA
JSD2
Memory
CPU1 SLOT1 PCI-E 3.0 X8
USB2/3
USB4/5
S-SATA3
S-SATA1
I-SATA5
I-SATA4
JSTBY1
JSD1
BMC
VGA/BMC
CPU1 SLOT2 PCI-E 3.0 X16
Intel PCH
I-SATA2
I-SATA3
LEDM1
BIOS
CPU1 SLOT3 PCI-E 3.0 X8
MAC CODE
BAR CODE
Battery
JBT1
SP1
I-SATA1
I-SATA0
LAN CTRL
CPU2 SLOT5 PCI-E 3.0 X8
CPU2 SLOT4 PCI-E 3.0 X16
X10DRi-(T)
Rev. 1.02
JD1
JWD1
FANA
JOH1
CPU2 SLOT6 PCI-E 3.0 X16
P1 DIMMC2
P1 DIMMC1
P1 DIMMD1
P1 DIMMD2
Fan6
LE1
JUIDB1
P2 DIMME1
P2 DIMME2
CLOSE 1st
FAN4
VGA
P2 DIMMF1
Fan5
P2 DIMMF2
X
Ground
Ground
2
A. HDD/UUID Switch
B. NIC1 LED
C. NIC2 LED
1920
NMI
X
3.3 V
UID Switch
NIC1 Activity LED
NIC2 Activity LED
UID LED
3.3V
Reset
Reset Button
Power Button
PWR
1
USB0/1
(2.0)
COM1
IPMI_LAN
LAN1
LAN2
CLOSE 1st
CPU2
OPEN 1st
P1 DIMMB2
P1 DIMMB1
P1 DIMMA2
P1 DIMMA1
P2 DIMMH2
P2 DIMMG2
P2 DIMMH1
P2 DIMMG1
JPWR1
JPI2C1
CPU1
OPEN 1st
FAN3
JPWR2
JF1
J24
FPCTRL
LE2
FAN1
FAN2
FP PWRLED
HDD LED
A
NIC1 Link LED
B
NIC2 Link LED
C
OH/Fan Fail/ PWR Fail LED)
Power Fail LED
Ground
2-23
Page 46
X10DRi/X10DRi-T Motherboard User’s Manual
S-SATA0
USB8/9
(3.0)
Overheat (OH)/Fan Fail/PWR Fail/ UID LED
Connect an LED cable to pins 7
and 8 of Front Control Panel to use
the Overheat/Fan Fail/Power Fail
and UID LED connections. The Red
LED on pin 8 provides warnings of
overheating, fan failure or power
failure. The blue LED on pin 7 works
as the front panel UID LED indicator.
Refer to the table on the right for pin
denitions.
Power Fail LED
The Power Fail LED connection is
located on pins 5 and 6 of JF1. Re-
fer to the table on the right for pin
denitions.
OH/Fan Fail/ PWR Fail/Blue_UID
LED Pin Denitions (JF1)
Pin# Denition
7 Blue_UID LED
8 OH/Fan Fail/Power Fail
OH/Fan Fail/PWR Fail
LED Status (Red LED)
State Denition
Off Normal
On Overheat
Flashing Fan Fail
PWR Fail LED
Pin Denitions (JF1)
Pin# Denition
5 3.3V
6 PWR Supply Fail
UID
CPU2 SLOT5 PCI-E 3.0 X8
JOH1
LAN CTRL
CPU2 SLOT6 PCI-E 3.0 X16
P1 DIMMC2
P1 DIMMC1
P1 DIMMD1
P1 DIMMD2
LE1
JUIDB1
Fan6
P2 DIMME1
P2 DIMME2
FAN4
BMC FW
JPG1
BMC
VGA/BMC
Memory
COM2
JIPMB1
JI2C2
JVRM1
JPME2
JTPM1
(USB2.0)
(USB2.0)
J26
J-USB3-1AA
T-SGPIO1 T-SGPIO2 T-SGPIO3
J23
JSD2
CPU1 SLOT1 PCI-E 3.0 X8
USB2/3
USB4/5
S-SATA3
S-SATA1
I-SATA5
I-SATA4
JSTBY1
CPU1 SLOT2 PCI-E 3.0 X16
Intel PCH
I-SATA2
I-SATA3
LEDM1
BIOS
CPU1 SLOT3 PCI-E 3.0 X8
MAC CODE
BAR CODE
Battery
JBT1
SP1
I-SATA1
CPU2 SLOT4 PCI-E 3.0 X16
X10DRi-(T)
Rev. 1.02
JD1
JWD1
FANA
JPB1
JPL1
JI2C1
JVRM2
J25
J27
USB10 (3.0)
S-SATA2
FANB
JL1
VGA
P2 DIMMF1
CLOSE 1st
P2 DIMMF2
USB6/7(3.0)
USB0/1
(2.0)
Fan5
LAN1
LAN2
CLOSE 1st
CPU1
OPEN 1st
FAN3
COM1
IPMI_LAN
CPU2
OPEN 1st
P1 DIMMB2
P1 DIMMB1
P1 DIMMA2
P1 DIMMA1
P2 DIMMH2
P2 DIMMG2
P2 DIMMH1
P2 DIMMG1
NIC1 Link LED
JPWR1
NIC2 Link LED
JPI2C1
OH/Fan Fail/
A
PWR Fail LED)
JPWR2
Power Fail LED
B
JF1
J24
FPCTRL
LE2
FAN1
FAN2
2-24
A. OH/Fail/PWR Fail LED
B. PWR Supply Fail
Ground
X
FP PWRLED
HDD LED
Ground
Ground
2
1920
NMI
X
3.3 V
UID Switch
NIC1 Activity LED
NIC2 Activity LED
UID LED
3.3V
Reset
PWR
1
Reset Button
Power Button
Page 47
Chapter 2: Installation
Reset Button
The Reset Button connection is located
on pins 3 and 4 of JF1. Attach it to a
hardware reset switch on the computer
case to support system reset. Refer to
the table on the right for pin denitions.
Power Button
The Power Button connection is located
on pins 1 and 2 of JF1. Momentarily
contacting both pins will power on/off
the system. To turn on or off the system
power, press the button for 4 seconds or
longer. Refer to the table on the right for
pin denitions.
Reset Button
Pin Denitions (JF1)
Pin# Denition
3 Reset
4 Ground
Power Button
Pin Denitions (JF1)
Pin# Denition
1 Signal
2 Ground
JPG1
JPB1
JPL1
JI2C1
JVRM2
J25
J27
USB10 (3.0)
USB8/9
(3.0)
S-SATA2
S-SATA0
FANB
JL1
COM2
JIPMB1
JI2C2
JVRM1
JPME2
BMC FW
JTPM1
T-SGPIO1 T-SGPIO2 T-SGPIO3
J23
(USB2.0)
(USB2.0)
J26
J-USB3-1AA
JSD2
Memory
CPU1 SLOT1 PCI-E 3.0 X8
USB2/3
USB4/5
S-SATA3
S-SATA1
I-SATA5
I-SATA4
JSTBY1
JSD1
BMC
VGA/BMC
CPU1 SLOT2 PCI-E 3.0 X16
Intel PCH
I-SATA2
I-SATA3
LEDM1
BIOS
CPU1 SLOT3 PCI-E 3.0 X8
MAC CODE
BAR CODE
Battery
JBT1
SP1
I-SATA1
I-SATA0
LAN CTRL
CPU2 SLOT5 PCI-E 3.0 X8
CPU2 SLOT4 PCI-E 3.0 X16
X10DRi-(T)
Rev. 1.02
JD1
JWD1
FANA
JOH1
CPU2 SLOT6 PCI-E 3.0 X16
P1 DIMMC2
P1 DIMMC1
P1 DIMMD1
P1 DIMMD2
Fan6
LE1
UID
JUIDB1
P2 DIMME1
P2 DIMME2
CLOSE 1st
FAN4
VGA
P2 DIMMF1
Fan5
P2 DIMMF2
A. Reset Button
USB6/7(3.0)
USB0/1
(2.0)
COM1
IPMI_LAN
LAN1
LAN2
CLOSE 1st
CPU2
Ground
X
OPEN 1st
P1 DIMMB2
P1 DIMMB1
P1 DIMMA2
P1 DIMMA1
P2 DIMMH2
CPU1
OPEN 1st
FAN2
FAN3
LE2
FAN1
P2 DIMMH1
JF1
FPCTRL
P2 DIMMG2
JPWR1
JPI2C1
JPWR2
J24
FP PWRLED
P2 DIMMG1
NIC1 Link LED
NIC2 Link LED
OH/Fan Fail/ PWR Fail LED)
Power Fail LED
HDD LED
Ground
Ground
B. PWR Button
1920
NMI
X
3.3 V
UID Switch
NIC1 Activity LED
NIC2 Activity LED
UID LED
3.3V
Reset
PWR
1
2
Reset Button
Power Button
A
B
2-25
Page 48
X10DRi/X10DRi-T Motherboard User’s Manual
I-SATA0
2-7 Connecting Cables
Power Connectors
A 24-pin main power supply connector
(J24), and two 8-pin CPU power connec-
tors (JPWR1/ JPWR2) are located on the
motherboard. These power connectors
meet the SSI EPS 12V specication and
must be connected to your power supply
to provide adequate power to the system.
See the tables on the right for pin deni-
tions.
Warning: To provide adequate power supply
to the motherboard, be sure to connect the
24-pin ATX PWR (J24), and the two 8-pin
PWR connectors (JPWR1, JPWR2) to the
power supply. Failure to do so may void the
manufacturer warranty on your power supply
and motherboard.
UID
CPU2 SLOT6 PCI-E 3.0 X16
P1 DIMMC2
P1 DIMMC1
P1 DIMMD1
Fan6
P1 DIMMD2
LE1
JUIDB1
P2 DIMME1
VGA
P2 DIMME2
P2 DIMMF1
CLOSE 1st
FAN4
Fan5
P2 DIMMF2
CPU1
LAN2
CLOSE 1st
OPEN 1st
FAN3
JPG1
JPB1
JPL1
COM2
JI2C1
JVRM2
JPME2
J25
J27
USB10 (3.0)
USB8/9
(3.0)
S-SATA2
S-SATA0
FANB
JL1
BMC FW
CPU1 SLOT1 PCI-E 3.0 X8
JIPMB1
JI2C2
JVRM1
JTPM1
T-SGPIO1 T-SGPIO2 T-SGPIO3
J23
(USB2.0)
USB2/3
(USB2.0)
USB4/5
J26
J-USB3-1AA
S-SATA3
S-SATA1
JSTBY1
JSD2
VGA/BMC
Memory
CPU1 SLOT2 PCI-E 3.0 X16
I-SATA5
I-SATA4
JSD1
BMC
I-SATA3
BIOS
CPU1 SLOT3 PCI-E 3.0 X8
BAR CODE
Battery
Intel PCH
I-SATA2
I-SATA1
LEDM1
CPU2 SLOT4 PCI-E 3.0 X16
MAC CODE
X10DRi-(T)
Rev. 1.02
JBT1
SP1
JWD1
FANA
LAN CTRL
CPU2 SLOT5 PCI-E 3.0 X8
JD1
JOH1
2-26
LAN1
USB6/7(3.0)
CPU2
ATX Power 24-pin Connector
Pin Denitions (JPW1)
Pin# Denition Pin # Denition
13 +3.3V 1 +3.3V
14 -12V (NC) 2 +3.3V
15 COM 3 COM
16 PS_ON 4 +5V
17 COM 5 COM
18 COM 6 +5V
19 COM 7 COM
20 Res (NC) 8 PWR_OK
21 +5V 9 5VSB
22 +5V 10 +12V
23 +5V 11 +12V
24 COM 12 +3.3V
12V 8-pin Power Connec-
tor Pin Denitions
Pins Denition
1 through 4 Ground
5 through 8 +12V
USB0/1
IPMI_LAN
(2.0)
COM1
(Required)
A. J24: 24-pin ATX PWR
(Req'd)
B. JPWR1: 8-pin Proces-
sor PWR (Req'd)
C. JPWR2: 8-pin Proces-
sor PWR (Req'd)
OPEN 1st
P1 DIMMB2
P1 DIMMB1
P1 DIMMA2
P1 DIMMA1
P2 DIMMH2
P2 DIMMG2
P2 DIMMH1
P2 DIMMG1
JPWR1
B
JPI2C1
JPWR2
C
JF1
J24
A
FPCTRL
LE2
FAN1
FAN2
Page 49
Chapter 2: Installation
S-SATA0
D
E
F
Fan Headers
This motherboard has eight system/CPU
fan headers (Fan 1-Fan 6, Fan A, and Fan
B) on the motherboard. All these 4-pin
fans headers are backward compatible
with the traditional 3-pin fans. However,
fan speed control is available for 4-pin
Fan Header
Pin Denitions
Pin# Denition
1 Ground
2 +12V
3 Tachometer
4 PWR Modulation
fans only. The fan speeds are controlled
by Thermal Management via IPMI 2.0
interface. See the table on the right for
pin denitions.
Chassis Intrusion
A Chassis Intrusion header is located
at JL1 on the motherboard. Attach an
appropriate cable from the chassis to
inform you of a chassis intrusion when
Chassis Intrusion
Pin Denitions
Pin# Denition
1 Intrusion Input
2 Ground
the chassis is opened.
UID
CPU2 SLOT6 PCI-E 3.0 X16
P1 DIMMC2
P1 DIMMC1
P1 DIMMD1
Fan6
P1 DIMMD2
LE1
JUIDB1
P2 DIMME1
VGA
P2 DIMME2
P2 DIMMF1
CLOSE 1st
FAN4
P2 DIMMF2
BMC FW
JPG1
BMC
VGA/BMC
Memory
JPB1
JPL1
COM2
JIPMB1
JI2C1
JI2C2
JVRM2
JVRM1
JPME2
JTPM1
J23
(USB2.0)
J25
(USB2.0)
J27
USB10 (3.0)
J26
J-USB3-1AA
USB8/9
(3.0)
S-SATA2
FANB
JL1
JSD2
CPU1 SLOT1 PCI-E 3.0 X8
T-SGPIO1 T-SGPIO2 T-SGPIO3
USB2/3
USB4/5
S-SATA3
S-SATA1
I-SATA5
I-SATA4
JSTBY1
H
I
JSD1
BIOS CPU1 SLOT3 PCI-E 3.0 X8
CPU1 SLOT2 PCI-E 3.0 X16
BAR CODE
Battery
Intel PCH
I-SATA2
I-SATA3
I-SATA1
JBT1
LEDM1
CPU2 SLOT4 PCI-E 3.0 X16
MAC CODE
X10DRi-(T)
Rev. 1.02
SP1
JD1
JWD1
FANA
I-SATA0
CPU2 SLOT5 PCI-E 3.0 X8
G
JOH1
LAN CTRL
USB6/7(3.0)
USB0/1
(2.0)
COM1
Fan5
LAN2
CLOSE 1st
IPMI_LAN
LAN1
CPU2
A. Fan 1
B. Fan 2
C. Fan 3
D. Fan 4
E. Fan 5
F. Fan 6
P2 DIMMG2
JPWR1
JPI2C1
JPWR2
J24
FPCTRL
A
P2 DIMMG1
G. Fan A
H. Fan B
I. Chassis Intrusion
CPU1
OPEN 1st
OPEN 1st
P1 DIMMB2
P1 DIMMB1
P1 DIMMA2
P1 DIMMA1
P2 DIMMH2
P2 DIMMH1
JF1
LE2
FAN1
FAN2
FAN3
C
B
2-27
Page 50
X10DRi/X10DRi-T Motherboard User’s Manual
S-SATA0
Internal Speaker
The Internal Speaker (SP1) can be used to
provide audible indications for various beep
codes. See the table on the right for pin deni-
tions. Refer to the layout below for the location
Internal Buzzer
Pin Denition
Pin# Denitions
Pin 1 Pos. (+) Beep In
Pin 2 Neg. (-) Alarm
Speaker
of the Internal Buzzer.
Powered SATA DOM (SuperDOM)
Connectors
Two powered SATADOM (Device-on-Module)
connectors are located at JSD1/JSD2 on
the motherboard. These connectors, colored
in yellow, are used with Supermicro Super-
SuperDOM Connector
Pin Denitions
Pin# Denition
1 +5V
2 Ground
3 Ground
DOMs, which have power-pins built in and do
not require separate external power cables.
These connectors are also back-compatible
with non-Supermicro SATADOMs that require
external power.
UID
CPU2 SLOT6 PCI-E 3.0 X16
P1 DIMMC2
P1 DIMMC1
P1 DIMMD1
LE1
Fan6
P1 DIMMD2
JUIDB1
P2 DIMME1
P2 DIMME2
FAN4
VGA
P2 DIMMF2
P2 DIMMF1
CLOSE 1st
Fan5
BMC FW
JPG1
JPB1
JPL1
JI2C1
JVRM2
J25
J27
USB10 (3.0)
USB8/9
(3.0)
S-SATA2
FANB
JL1
C
CPU1 SLOT1 PCI-E 3.0 X8
COM2
JIPMB1
JI2C2
JVRM1
JPME2
JTPM1
T-SGPIO1 T-SGPIO2 T-SGPIO3
J23
(USB2.0)
USB2/3
(USB2.0)
USB4/5
J26
J-USB3-1AA
JSTBY1
JSD2
S-SATA3
S-SATA1
I-SATA5
VGA/BMC
Memory
CPU1 SLOT2 PCI-E 3.0 X16
I-SATA4
I-SATA3
B
JSD1
BMC
CPU1 SLOT3 PCI-E 3.0 X8
Intel PCH
I-SATA2
BIOS
BAR CODE
Battery
I-SATA1
JBT1
LEDM1
MAC CODE
A
SP1
I-SATA0
LAN CTRL
CPU2 SLOT5 PCI-E 3.0 X8
CPU2 SLOT4 PCI-E 3.0 X16
X10DRi-(T)
Rev. 1.02
JD1
JWD1
FANA
JOH1
CPU1
USB6/7(3.0)
USB0/1
(2.0)
COM1
A. Internal Speaker
IPMI_LAN
LAN1
LAN2
(Buzzer)
B. SATA DOM PWR
CLOSE 1st
CPU2
(JSD1)
C. SATA DOM PWR
(JSD2)
OPEN 1st
P1 DIMMB2
P1 DIMMB1
P1 DIMMA2
P1 DIMMA1
P2 DIMMH2
P2 DIMMG2
P2 DIMMH1
P2 DIMMG1
JPWR1
JPI2C1
JPWR2
OPEN 1st
FAN3
JF1
J24
FPCTRL
LE2
FAN1
FAN2
2-28
Page 51
Chapter 2: Installation
S-SATA0
UID
USB6/7(3.0)
TPM/Port 80 Header
A Trusted Platform Module/Port 80
header is located at JTPM1 to provide
TPM support and Port 80 connection.
Use this header to enhance system
performance and data security. See
the table on the right for pin deni-
tions.
Pin# Denition Pin# Denition
1 LCLK 2 GND
3 LFRAME# 4 <(KEY)>
5 LRESET# 6 +5V (X)
7 LAD 3 8 LAD 2
9 +3.3V 10 LAD1
11 LAD0 12 GND
TPM/Port 80 Header
Pin Denitions
13 SMB_CLK4 14 SMB_DAT4
15 +3V_DUAL 16 SERIRQ
17 GND 18 CLKRUN# (X)
19 LPCPD# 20 LDRQ# (X)
Overheat LED
Overheat LED/Fan Fail
The JOH1 header is used to connect
an LED indicator to provide warnings
of chassis overheating and fan failure.
This LED will blink when a fan failure
occurs. Refer to the tables on right for
pin denitions.
Pin Denitions
Pin# Denition
1 5vDC
2 OH Active
OH/Fan Fail LED
Status
State Message
Solid Overheat
Blinking Fan Fail
USB0/1
(2.0)
COM1
IPMI_LAN
CPU2
OPEN 1st
P1 DIMMB2
P1 DIMMB1
P1 DIMMA2
P1 DIMMA1
P2 DIMMH2
P2 DIMMH1
JF1
FPCTRL
LE2
FAN1
FAN2
A. TPM/Port 80 Header
B. JOH1
P2 DIMMG2
P2 DIMMG1
JPWR1
JPI2C1
JPWR2
J24
CPU2 SLOT6 PCI-E 3.0 X16
P1 DIMMC2
P1 DIMMC1
P1 DIMMD1
P1 DIMMD2
LE1
JUIDB1
Fan6
P2 DIMME1
VGA
P2 DIMME2
P2 DIMMF1
CLOSE 1st
FAN4
Fan5
P2 DIMMF2
CPU1
LAN1
LAN2
CLOSE 1st
OPEN 1st
FAN3
BMC FW
JPG1
BMC
VGA/BMC
Memory
JPB1
JPL1
COM2
JIPMB1
JI2C1
JI2C2
JVRM2
JVRM1
JPME2
(USB2.0)
J25
(USB2.0)
J27
USB10 (3.0)
USB8/9
(3.0)
S-SATA2
FANB
JL1
CPU1 SLOT1 PCI-E 3.0 X8
JTPM1
A
T-SGPIO1 T-SGPIO2 T-SGPIO3
J23
USB2/3
USB4/5
J26
J-USB3-1AA
S-SATA3
S-SATA1
I-SATA5
JSTBY1
JSD2
CPU1 SLOT2 PCI-E 3.0 X16
I-SATA4
I-SATA3
JSD1
Intel PCH
I-SATA2
BIOS CPU1 SLOT3 PCI-E 3.0 X8
BAR CODE
Battery
I-SATA1
LEDM1
CPU2 SLOT4 PCI-E 3.0 X16
MAC CODE
X10DRi-(T)
Rev. 1.02
JBT1
SP1
JWD1
FANA
I-SATA0
JD1
B
JOH1
LAN CTRL
CPU2 SLOT5 PCI-E 3.0 X8
2-29
Page 52
X10DRi/X10DRi-T Motherboard User’s Manual
JSD1
S-SATA0
UID
USB8/9
(3.0)
Power SMB (I2C) Connector
Power System Management Bus (I2C)
Connector (JPI2C1) monitors power
supply, fan and system temperatures.
See the table on the right for pin
denitions.
IPMB
A System Management Bus header
for IPMI 2.0 is located at JIPMB1.
Connect the appropriate cable here
to use the IPMB I2C connection on
your system.
CPU2 SLOT6 PCI-E 3.0 X16
LE1
JUIDB1
Fan6
JI2C1
JVRM2
JPG1
JPB1
JPL1
BMC FW
CPU1 SLOT1 PCI-E 3.0 X8
COM2
JIPMB1
B
JI2C2
JVRM1
JPME2
BMC
VGA/BMC
Memory
CPU1 SLOT2 PCI-E 3.0 X16
LEDM1
BIOS
CPU1 SLOT3 PCI-E 3.0 X8
CPU2 SLOT4 PCI-E 3.0 X16
MAC CODE
BAR CODE
LAN CTRL
CPU2 SLOT5 PCI-E 3.0 X8
PWR SMB
Pin Denitions
Pin# Denition
1 Clock
2 Data
3 PMBUS_Alert
4 Ground
5 +3.3V
IPMB Header
Pin Denitions
Pin# Denition
1 Data
2 Ground
3 Clock
4 No Connection
USB6/7(3.0)
USB0/1
(2.0)
VGA
Fan5
LAN1
LAN2
CLOSE 1st
CPU2
COM1
IPMI_LAN
OPEN 1st
A. JPI2C1
B. JIPMB1
JTPM1
(USB2.0)
J25
(USB2.0)
J27
USB10 (3.0)
J26
J-USB3-1AA
S-SATA2
FANB
JL1
T-SGPIO1 T-SGPIO2 T-SGPIO3
J23
USB2/3
USB4/5
S-SATA3
S-SATA1
JSTBY1
JSD2
X10DRi-(T)
Rev. 1.02
P1 DIMMC1
Battery
Intel PCH
JBT1
I-SATA5
I-SATA4
SP1
I-SATA2
I-SATA3
I-SATA1
JD1
JWD1
FANA
JOH1
P1 DIMMC2
P1 DIMMD1
P1 DIMMD2
P2 DIMME1
P2 DIMME2
FAN4
P2 DIMMF1
CLOSE 1st
P2 DIMMF2
CPU1
OPEN 1st
FAN3
P1 DIMMB2
P1 DIMMB1
FAN2
P1 DIMMA2
P1 DIMMA1
P2 DIMMH2
P2 DIMMG2
P2 DIMMH1
P2 DIMMG1
JPWR1
JPI2C1
A
JPWR2
JF1
J24
FPCTRL
LE2
FAN1
2-30
Page 53
Chapter 2: Installation
D
T-SGPIO 1/2/3 Headers
Three SGPIO (Serial Link Gener-
al Purpose Input/Output) headers
are located on the motherboard. T-
SGPIO1/2/3 support onboard SATA
connections. See the table on the right
for pin denitions.
Standby Power Header
The +5V Standby Power header is
located at JSTBY1 on the mother-
board. See the table on the right for
pin denitions. (You must also have a
card with a Standby Power connector
and a cable to use this feature.)
UID
CPU2 SLOT6 PCI-E 3.0 X16
P1 DIMMC2
P1 DIMMC1
P1 DIMMD1
P1 DIMMD2
LE1
JUIDB1
Fan6
P2 DIMME1
VGA
P2 DIMME2
P2 DIMMF1
CLOSE 1st
FAN4
JPG1
JPB1
JPL1
COM2
JIPMB1
JI2C1
JI2C2
JVRM2
JVRM1
JPME2
J25
J27
USB10 (3.0)
USB8/9
(3.0)
S-SATA2
S-SATA0
FANB
JL1
BMC FW
CPU1 SLOT1 PCI-E 3.0 X8
JTPM1
T-SGPIO1 T-SGPIO2 T-SGPIO3
J23
(USB2.0)
USB2/3
(USB2.0)
USB4/5
J26
J-USB3-1AA
S-SATA3
S-SATA1
I-SATA5
JSTBY1
JSD2
VGA/BMC
Memory
CPU1 SLOT2 PCI-E 3.0 X16
A
B
C
I-SATA4
I-SATA3
JSD1
BMC
Intel PCH
I-SATA2
LEDM1
BIOS
CPU1 SLOT3 PCI-E 3.0 X8
CPU2 SLOT4 PCI-E 3.0 X16
MAC CODE
BAR CODE
Battery
JBT1
SP1
I-SATA1
JWD1
I-SATA0
LAN CTRL
CPU2 SLOT5 PCI-E 3.0 X8
X10DRi-(T)
Rev. 1.02
JD1
FANA
JOH1
Fan5
P2 DIMMF2
CPU1
LAN2
OPEN 1st
T-SGPIO Headers
Pin Denitions
Pin# Denition Pin# Denition
1 NC 2 NC
3 Ground 4 Data
5 Load 6 Ground
7 Clock 8 NC
Note: NC= No Connection
T-SGPIO 0-3, 4/5 & S-SATA 0-3 Support
T-SGPIO# I-SATA Ports Supported
T-SGPIO1 I-SATA Ports 0/1/2/3 Supported
T-SGPIO2 I-SATA Ports 4/5 Supported
T-SGPIO3 S-SATA Ports 0/1/2/3 Supported
Standby PWR
Pin Denitions
Pin# Denition
1 +5V Standby
2 Ground
3 No Connection
USB6/7(3.0)
USB0/1
CLOSE 1st
(2.0)
COM1
IPMI_LAN
LAN1
CPU2
OPEN 1st
P1 DIMMB2
P1 DIMMB1
P1 DIMMA2
P1 DIMMA1
P2 DIMMH2
P2 DIMMH1
JF1
LE2
FAN1
FAN2
FAN3
P2 DIMMG2
JPWR1
JPI2C1
JPWR2
J24
FPCTRL
P2 DIMMG1
A. T-SGPIO1
B. T-SGPIO2
C. T-SGPIO3
D. Standby PWR
2-31
Page 54
X10DRi/X10DRi-T Motherboard User’s Manual
S-SATA2
S-SATA0
UID
I-SATA0
USB8/9
(3.0)
Power LED/Speaker
Pins 1-3 of JD1 are used for power
LED indication, and pins 4-7 are for
the speaker. See the tables on the
right for pin denitions. Please note
that the speaker connector pins (4-7)
are used with an external speaker. If
you wish to use the onboard speaker,
you should close pins 6-7 with a cap.
LAN CTRL
P1 DIMMC1
CPU2 SLOT6 PCI-E 3.0 X16
P1 DIMMC2
P1 DIMMD1
P1 DIMMD2
LE1
Fan6
JUIDB1
P2 DIMME1
P2 DIMME2
FAN4
VGA
P2 DIMMF1
CLOSE 1st
P2 DIMMF2
JPG1
JPB1
JPL1
COM2
JIPMB1
JI2C1
JI2C2
JVRM2
JVRM1
JPME2
(USB2.0)
J25
J27
USB10 (3.0)
FANB
JL1
BMC FW
CPU1 SLOT1 PCI-E 3.0 X8
JTPM1
T-SGPIO1 T-SGPIO2 T-SGPIO3
J23
USB2/3
(USB2.0)
USB4/5
J26
J-USB3-1AA
S-SATA3
S-SATA1
I-SATA5
JSTBY1
JSD2
BMC
VGA/BMC
Memory
CPU1 SLOT2 PCI-E 3.0 X16
I-SATA4
I-SATA3
JSD1
CPU1 SLOT3 PCI-E 3.0 X8
Intel PCH
I-SATA2
I-SATA1
BIOS
BAR CODE
Battery
LEDM1
MAC CODE
JBT1
SP1
JWD1
CPU2 SLOT5 PCI-E 3.0 X8
CPU2 SLOT4 PCI-E 3.0 X16
X10DRi-(T)
Rev. 1.02
A
JD1
FANA
JOH1
PWR LED Connector
Pin Denitions
Pin Setting Denition
Pin 1 JD1_PIN1
Pin 2 FP_PWR_LED
Pin 3 FP_PWR_LED
Speaker Connector
Pin Settings
Pin Setting Denition
Pin 4 P5V
Pin 5 Key
Pin 6 R_SPKPIN_N
Pin 7 R_SPKPIN
USB6/7(3.0)
USB0/1
(2.0)
COM1
Fan5
LAN2
CLOSE 1st
CPU1
OPEN 1st
FAN3
IPMI_LAN
LAN1
CPU2
OPEN 1st
P1 DIMMB2
P1 DIMMB1
P1 DIMMA2
P1 DIMMA1
P2 DIMMH2
P2 DIMMG2
P2 DIMMH1
P2 DIMMG1
JPWR1
JPI2C1
JPWR2
JF1
J24
FPCTRL
LE2
FAN1
FAN2
A. PWR LED/Speaker
2-32
Page 55
I-SATA0
2-8 Jumper Settings
Connector
Pins
Jumper
Cap
Setting
Chapter 2: Installation
Explanation of Jumpers
To modify the operation of the mother-
board, jumpers can be used to choose
between optional settings. Jumpers create
shorts between two pins to change the
function of the connector. Pin 1 is identied
with a square solder pad on the printed
circuit board. See the motherboard layout
pages for jumper locations.
Note: On two pin jumpers,
"Closed" means the jumper is
on and "Open" means the jumper
is off the pins.
LAN Enable/Disable
JPL1 enables or disables Gigabit LAN
ports 1/2 on the X10DRi and 10G-LAN
(TLAN) ports 1/2 on the X10DRi-T. See
the table on the right for jumper- settings.
The default setting is Enabled.
UID
CPU2 SLOT6 PCI-E 3.0 X16
P1 DIMMC2
P1 DIMMC1
P1 DIMMD1
Fan6
P1 DIMMD2
LE1
JUIDB1
P2 DIMME1
VGA
P2 DIMME2
P2 DIMMF1
CLOSE 1st
FAN4
JPG1
JPB1
JPL1
COM2
JIPMB1
JI2C1
JI2C2
JVRM2
JVRM1
JPME2
(USB2.0)
J25
J27
USB10 (3.0)
USB8/9
(3.0)
S-SATA2
S-SATA0
FANB
JL1
BMC FW
CPU1 SLOT1 PCI-E 3.0 X8
A
JTPM1
T-SGPIO1 T-SGPIO2 T-SGPIO3
J23
USB2/3
(USB2.0)
USB4/5
J26
J-USB3-1AA
S-SATA3
S-SATA1
I-SATA5
JSTBY1
JSD2
VGA/BMC
Memory
CPU1 SLOT2 PCI-E 3.0 X16
I-SATA4
I-SATA3
JSD1
BMC
Intel PCH
I-SATA2
LEDM1
BIOS
CPU1 SLOT3 PCI-E 3.0 X8
MAC CODE
BAR CODE
Battery
JBT1
SP1
I-SATA1
LAN CTRL
CPU2 SLOT5 PCI-E 3.0 X8
CPU2 SLOT4 PCI-E 3.0 X16
X10DRi-(T)
Rev. 1.02
JD1
JWD1
FANA
JOH1
Fan5
P2 DIMMF2
CPU1
LAN2
CLOSE 1st
OPEN 1st
FAN3
2-33
LAN1
USB6/7(3.0)
CPU2
Jumper Settings
Jumper Setting Denition
1-2 Enabled (default)
2-3 Disabled
USB0/1
(2.0)
A. GLAN1/2 Enable (X10DRi)
COM1
A. TLAN1/2 Enable (X10DRi-T)
P1 DIMMA1
P2 DIMMH2
P2 DIMMG2
P2 DIMMH1
P2 DIMMG1
JPWR1
JPI2C1
JPWR2
JF1
J24
FPCTRL
LE2
FAN1
OPEN 1st
IPMI_LAN
P1 DIMMB2
P1 DIMMB1
FAN2
P1 DIMMA2
3 2 1
3 2 1
Pin 1-2 short
LAN Enable
Page 56
X10DRi/X10DRi-T Motherboard User’s Manual
JI2C1
S-SATA2
S-SATA0
I-SATA0
USB8/9
(3.0)
JVRM2
CMOS Clear
JBT1 is used to clear CMOS. Instead of pins, this "jumper" consists of contact pads
to prevent accidental clearing of CMOS. To clear CMOS, use a metal object such
as a small screwdriver to touch both pads at the same time to shor t the connection.
Note: Be sure to completely shut down the system, and then short JBT1
to clear CMOS.
Watch Dog Enable/Disable
Watch Dog (JWD1) is a system monitor that
will reboot the system when a software ap-
plication hangs. Close pins 1-2 to reset the
system if an application hangs. Close pins
2-3 to generate a non-maskable interrupt
signal for the application that hangs. See the
table on the right for jumper settings. Watch
Dog must also be enabled in the BIOS.
UID
LAN CTRL
P1 DIMMC1
CPU2 SLOT6 PCI-E 3.0 X16
P1 DIMMC2
P1 DIMMD1
P1 DIMMD2
LE1
JUIDB1
Fan6
P2 DIMME1
VGA
P2 DIMME2
P2 DIMMF1
CLOSE 1st
FAN4
Fan5
P2 DIMMF2
CPU1
LAN2
CLOSE 1st
OPEN 1st
FAN3
JPG1
JPB1
JPL1
COM2
JIPMB1
JI2C2
JVRM1
JPME2
(USB2.0)
J25
J27
USB10 (3.0)
FANB
JL1
BMC FW
CPU1 SLOT1 PCI-E 3.0 X8
JTPM1
T-SGPIO1 T-SGPIO2 T-SGPIO3
J23
USB2/3
(USB2.0)
USB4/5
J26
J-USB3-1AA
S-SATA3
S-SATA1
I-SATA5
JSTBY1
JSD2
VGA/BMC
Memory
CPU1 SLOT2 PCI-E 3.0 X16
I-SATA4
I-SATA3
JSD1
BMC
Intel PCH
I-SATA2
LEDM1
BIOS CPU1 SLOT3 PCI-E 3.0 X8
MAC CODE
BAR CODE
Battery
A
JBT1
SP1
I-SATA1
JWD1
CPU2 SLOT5 PCI-E 3.0 X8
CPU2 SLOT4 PCI-E 3.0 X16
X10DRi-(T)
Rev. 1.02
JD1
B
FANA
JOH1
USB6/7(3.0)
LAN1
CPU2
2-34
OPEN 1st
USB0/1
IPMI_LAN
P1 DIMMB2
P1 DIMMB1
FAN2
Jumper Settings
Jumper Setting Denition
Pins 1-2 Reset (default)
Pins 2-3 NMI
Open Disabled
(2.0)
COM1
P1 DIMMA2
P1 DIMMA1
P2 DIMMH2
P2 DIMMG2
P2 DIMMH1
P2 DIMMG1
JPWR1
JPI2C1
JPWR2
JF1
J24
FPCTRL
LE2
FAN1
Watch Dog
A. Clear CMOS
B. Watch Dog Enable
Page 57
Chapter 2: Installation
VGA Enable
Jumper JPG1 allows the user to enable
the onboard VGA connector. The default
setting is 1-2 to enable the connection.
See the table on the right for jumper
settings.
BMC Enable
Jumper JPB1 allows you to enable the
embedded ASpeed AST2400 (Base-
board Management) Controller to pro-
vide IPMI 2.0/KVM support on the
motherboard. See the table on the right
for jumper settings.
UID
CPU2 SLOT6 PCI-E 3.0 X16
P1 DIMMC2
P1 DIMMC1
P1 DIMMD1
LE1
Fan6
P1 DIMMD2
JUIDB1
P2 DIMME1
P2 DIMME2
FAN4
CLOSE 1st
A
JPG1
JPB1
JPL1
COM2
JIPMB1
JI2C1
JI2C2
JVRM2
JVRM1
JPME2
J25
J27
USB10 (3.0)
USB8/9
(3.0)
S-SATA2
S-SATA0
FANB
JL1
BMC FW
B
CPU1 SLOT1 PCI-E 3.0 X8
JTPM1
T-SGPIO1 T-SGPIO2 T-SGPIO3
J23
(USB2.0)
USB2/3
(USB2.0)
USB4/5
J26
J-USB3-1AA
S-SATA3
S-SATA1
I-SATA5
JSTBY1
JSD2
VGA/BMC
Memory
CPU1 SLOT2 PCI-E 3.0 X16
I-SATA4
I-SATA3
BMC
Intel PCH
I-SATA2
LEDM1
BIOS
CPU1 SLOT3 PCI-E 3.0 X8
CPU2 SLOT4 PCI-E 3.0 X16
MAC CODE
BAR CODE
Rev. 1.02
Battery
JBT1
SP1
I-SATA1
JWD1
LAN CTRL
CPU2 SLOT5 PCI-E 3.0 X8
X10DRi-(T)
JD1
FANA
JOH1
VGA
P2 DIMMF2
P2 DIMMF1
VGA Enable
Jumper Settings
Jumper Setting Denition
1-2 Enabled (Default)
2-3 Disabled
BMC Enable
Jumper Settings
Jumper Setting Denition
Pins 1-2 BMC Enable (Default)
Pins 2-3 Disabled
USB6/7(3.0)
USB0/1
(2.0)
COM1
Fan5
LAN2
CLOSE 1st
CPU1
OPEN 1st
FAN3
LAN1
CPU2
OPEN 1st
IPMI_LAN
P1 DIMMB2
P1 DIMMB1
FAN2
P1 DIMMA2
P1 DIMMA1
P2 DIMMH2
P2 DIMMH1
JF1
LE2
FAN1
P2 DIMMG2
JPWR1
JPI2C1
JPWR2
J24
FPCTRL
P2 DIMMG1
A. VGA Enabled
B. BMC Enabled
2-35
Page 58
X10DRi/X10DRi-T Motherboard User’s Manual
I2C Bus to PCI-Exp. Slots
Use Jumpers JI2C1 and JI2C2 to connect
the System Management Bus (I2C) to
PCI-Express slots to improve PCI per-
formance. These two jumpers are to be
set at the same time. See the table on
the right for jumper settings.
Manufacturer Mode Select
Close pins 2 and 3 of Jumper JPME2 to
bypass SPI ash security and force the
system to operate in the Manufacturer
mode, which will allow the user to ash
the system rmware from a host server
for system setting modications. See the
table on the right for jumper settings.
UID
CPU2 SLOT6 PCI-E 3.0 X16
P1 DIMMC2
P1 DIMMC1
P1 DIMMD1
Fan6
P1 DIMMD2
LE1
JUIDB1
P2 DIMME1
B
BMC FW
JPG1
JPB1
JPL1
COM2
JIPMB1
JI2C1
JI2C2
JVRM2
JVRM1
JPME2
JTPM1
(USB2.0)
J25
(USB2.0)
J27
USB10 (3.0)
J-USB3-1AA
USB8/9
(3.0)
S-SATA2
S-SATA0
FANB
JL1
CPU1 SLOT1 PCI-E 3.0 X8
A
C
T-SGPIO1 T-SGPIO2 T-SGPIO3
J23
USB2/3
USB4/5
J26
S-SATA3
S-SATA1
I-SATA5
JSTBY1
JSD2
BMC
VGA/BMC
Memory
CPU1 SLOT2 PCI-E 3.0 X16
Intel PCH
I-SATA4
I-SATA3
JSD1
BIOS
CPU1 SLOT3 PCI-E 3.0 X8
BAR CODE
Battery
I-SATA2
I-SATA1
LEDM1
CPU2 SLOT4 PCI-E 3.0 X16
MAC CODE
X10DRi-(T)
Rev. 1.02
JBT1
SP1
JWD1
FANA
I-SATA0
LAN CTRL
CPU2 SLOT5 PCI-E 3.0 X8
JD1
JOH1
VGA
P2 DIMME2
P2 DIMMF1
CLOSE 1st
FAN4
Fan5
P2 DIMMF2
CPU1
2-36
LAN2
I2C for PCI-E slots
Jumper Settings
Jumper Setting Denition
Pins 1-2 Enabled
Pins 2-3 Disabled (Default)
Jumper Setting Denition
1-2 Normal (Default)
2-3 Manufacture Mode
USB6/7(3.0)
USB0/1
(2.0)
IPMI_LAN
LAN1
CLOSE 1st
CPU2
OPEN 1st
P1 DIMMB2
P1 DIMMB1
P1 DIMMA2
P1 DIMMA1
OPEN 1st
FAN3
FAN2
ME Mode Select
Jumper Settings
A. JI
COM1
B. JI
C. ME Select
P2 DIMMH2
P2 DIMMG2
P2 DIMMH1
P2 DIMMG1
JPWR1
JPI2C1
JPWR2
JF1
J24
FPCTRL
LE2
FAN1
2
C1
2
C2
Page 59
Chapter 2: Installation
S-SATA0
UID
2-9 Onboard LED Indicators
LAN 1/2 LEDs
Two LAN ports (LAN 1/LAN 2) are
located on the IO Backplane of the
motherboard. Each Ethernet LAN
port has two LEDs. The green LED
indicates activity, while the other
Link LED may be green, amber or
off to indicate the speed of the con-
nections. See the tables at right for
more information.
Link LED
Rear View (when facing the
rear side of the chassis)
LAN 1/LAN 2 Activity LED (Right)
Color Status Denition
Green Flashing Active
10G-LAN 1/2 Link LED (Left)
LED State (For X10DRI-T)
LED Color Denition
Off 10/100 Mbps, or
Green 10 Gbps
Amber 1 Gbps
No Connection
LED State
Activity LED
GLAN 1/2 Link LED (Left)
LED State (For X10DRi)
LED Color Denition
Off 10 Mbps or No
Connection
Green 100 Mbps
Amber 1 Gbps
IPMI LAN
IPMI Dedicated LAN LEDs
Link LED
Activity LED
In addition to LAN 1/LAN 2, an IPMI
Dedicated LAN is also located on the
I/O Backplane of the motherboard. The
amber LED on the right indicates activ-
ity, while the green LED on the left indi-
cates the speed of the connection. See
IPMI LAN Link LED (Left) &
Activity LED (Right)
Color/State Denition
Link (Left) Green: Solid
Amber: Solid
100 Mbps 1 Gbps
Activity (Right) Amber: Blinking Active
the tables at right for more information.
A
USB6/7(3.0)
USB0/1
(2.0)
COM1
IPMI_LAN
B
CPU2
OPEN 1st
P1 DIMMB2
P1 DIMMB1
P1 DIMMA2
P1 DIMMA1
P2 DIMMH2
P2 DIMMG2
P2 DIMMH1
P2 DIMMG1
JPWR1
JPI2C1
JPWR2
JF1
J24
FPCTRL
LE2
FAN1
FAN2
LAN CTRL
P1 DIMMC1
CPU2 SLOT6 PCI-E 3.0 X16
P1 DIMMC2
P1 DIMMD1
P1 DIMMD2
LE1
Fan6
JUIDB1
P2 DIMME1
P2 DIMME2
FAN4
VGA
P2 DIMMF1
CLOSE 1st
Fan5
P2 DIMMF2
CPU1
LAN1
LAN2
CLOSE 1st
OPEN 1st
FAN3
BMC FW
JPG1
BMC
VGA/BMC
Memory
S-SATA3
S-SATA1
I-SATA5
I-SATA4
JSD1
BIOS
CPU1 SLOT3 PCI-E 3.0 X8
CPU1 SLOT2 PCI-E 3.0 X16
BAR CODE
Intel PCH
I-SATA2
I-SATA3
I-SATA1
Battery
JBT1
LEDM1
MAC CODE
SP1
I-SATA0
CPU2 SLOT5 PCI-E 3.0 X8
CPU2 SLOT4 PCI-E 3.0 X16
X10DRi-(T)
Rev. 1.02
JD1
JWD1
FANA
JOH1
JPB1
CPU1 SLOT1 PCI-E 3.0 X8
JPL1
COM2
JIPMB1
JI2C1
JI2C2
JVRM2
JVRM1
JPME2
JTPM1
T-SGPIO1 T-SGPIO2 T-SGPIO3
J23
(USB2.0)
USB2/3
J25
(USB2.0)
USB4/5
J27
USB10 (3.0)
J26
J-USB3-1AA
USB8/9
(3.0)
S-SATA2
FANB
JSTBY1
JL1
JSD2
A. LAN1/2 LEDs
B. IPMI LAN LEDs
B
A
2-37
Page 60
X10DRi/X10DRi-T Motherboard User’s Manual
I-SATA0
Onboard Power LED
An Onboard Power LED is located at LE2
on the motherboard. When this LED is on,
the system is on. Be sure to turn off the
system and unplug the power cord before
removing or installing components. See
the tables at right for more information.
BMC Heartbeat LED
A BMC Hear tbeat LED is located at
LEDM1 on the motherboard. When
LEDM1 is blinking, BMC functions nor-
mally. See the table at right for more
information.
Note: Refer to Page 2-20 for information on the rear UID LED (LE1).
UID
CPU2 SLOT6 PCI-E 3.0 X16
LE1
VGA
JUIDB1
Fan6
JI2C1
JVRM2
JPG1
JPB1
JPL1
BMC FW
COM2
JIPMB1
JI2C2
JVRM1
JPME2
VGA/BMC
Memory
CPU1 SLOT1 PCI-E 3.0 X8
CPU1 SLOT2 PCI-E 3.0 X16
BMC
B
LEDM1
BIOS
CPU1 SLOT3 PCI-E 3.0 X8
CPU2 SLOT4 PCI-E 3.0 X16
MAC CODE
BAR CODE
LAN CTRL
CPU2 SLOT5 PCI-E 3.0 X8
Onboard PWR LED Indicator
LED States
LED Color Denition
Off System Off (PWR cable
not connected)
Green: System On
BMC Heartbeat LED
States
Color/State Denition
Green: Blinking
USB6/7(3.0)
USB0/1
(2.0)
Fan5
LAN2
CLOSE 1st
LAN1
IPMI_LAN
CPU2
OPEN 1st
COM1
BMC: Normal
A. PWR LED
B. BMC LED
(USB2.0)
J25
J27
USB10 (3.0)
USB8/9
(3.0)
S-SATA2
S-SATA0
FANB
JL1
JTPM1
T-SGPIO1 T-SGPIO2 T-SGPIO3
J23
USB2/3
(USB2.0)
USB4/5
J26
J-USB3-1AA
S-SATA3
S-SATA1
JSTBY1
JSD2
X10DRi-(T)
Rev. 1.02
P1 DIMMC1
Battery
Intel PCH
JBT1
I-SATA5
I-SATA4
SP1
I-SATA2
I-SATA3
I-SATA1
JD1
JWD1
FANA
JSD1
JOH1
P1 DIMMC2
P1 DIMMD1
P1 DIMMD2
P2 DIMME1
P2 DIMME2
FAN4
P2 DIMMF2
P2 DIMMF1
CLOSE 1st
CPU1
OPEN 1st
FAN3
P1 DIMMB2
P1 DIMMB1
FAN2
P1 DIMMA2
P1 DIMMA1
P2 DIMMH2
P2 DIMMG2
P2 DIMMH1
P2 DIMMG1
JPWR1
JPI2C1
JPWR2
JF1
J24
A
FPCTRL
LE2
FAN1
2-38
Page 61
Chapter 2: Installation
S-SATA0
I-SATA0
E
F
G
D
I
2-10 SATA Connections
SATA 3.0 Ports
Ten SATA 3.0 ports are located on the motherboard.
Six SATA 3.0 ports (I-SATA 0-5) are supported by the
Intel PCH C612. The other four SATA ports (S- SATA
0-3) are supported by the Intel PCH. These SATA por ts
provide serial-link signal connections, which are faster
than the connections of Parallel ATA. See the table on
the right for pin denitions.
Note: Supermicro SuperDOMs are yellow
SATADOM connectors with power pins built
in and do not require separate external power
cables. These connectors are back-compatible
with non-Supermicro SATADOMs that require
external power supply. (See Page 2-28.)
Note: For more information on SATA HostRAID conguration, please refer
to the Intel SATA HostRAID User's Guide posted on our website @ http://
www.supermicro.com..
UID
CPU2 SLOT6 PCI-E 3.0 X16
P1 DIMMC2
P1 DIMMD1
P1 DIMMD2
LE1
JUIDB1
Fan6
P2 DIMME1
VGA
P2 DIMME2
P2 DIMMF1
CLOSE 1st
FAN4
Fan5
P2 DIMMF2
CPU1
BMC FW
JPG1
JPB1
JPL1
JI2C1
JVRM2
JPME2
J25
J27
USB10 (3.0)
USB8/9
(3.0)
S-SATA2
FANB
JL1
CPU1 SLOT1 PCI-E 3.0 X8
COM2
JIPMB1
JI2C2
JVRM1
JTPM1
T-SGPIO1 T-SGPIO2 T-SGPIO3
J23
(USB2.0)
USB2/3
(USB2.0)
USB4/5
J26
J-USB3-1AA
S-SATA3
S-SATA1
JSTBY1
JSD2
VGA/BMC
Memory
CPU1 SLOT2 PCI-E 3.0 X16
J
I-SATA5
I-SATA4
H
JSD1
BMC
Intel PCH
I-SATA3
BIOS
CPU1 SLOT3 PCI-E 3.0 X8
BAR CODE
Battery
JBT1
I-SATA2
I-SATA1
C
B
LEDM1
CPU2 SLOT4 PCI-E 3.0 X16
MAC CODE
X10DRi-(T)
Rev. 1.02
SP1
JD1
JWD1
FANA
JOH1
A
LAN CTRL
CPU2 SLOT5 PCI-E 3.0 X8
P1 DIMMC1
LAN2
CLOSE 1st
OPEN 1st
USB6/7(3.0)
USB0/1
LAN1
CPU2
OPEN 1st
P1 DIMMB2
FAN3
FAN2
Pin# Signal
1 Ground
2 SATA_TXP
3 SATA_TXN
4 Ground
5 SATA_RXN
6 SATA_RXP
7 Ground
(2.0)
COM1
IPMI_LAN
P1 DIMMB1
P1 DIMMA2
P1 DIMMA1
P2 DIMMH2
P2 DIMMH1
JF1
LE2
FAN1
SATA Connectors
Pin Denitions
A. I-SATA0
B. I-SATA1
C. I-SATA2
D. I-SATA3
E. I-SATA4
F. I-SATA5
G. S-SATA0
H. S-SATA1
I. S-SATA2
J. S-SATA3
P2 DIMMG2
P2 DIMMG1
JPWR1
JPI2C1
JPWR2
J24
FPCTRL
2-39
Page 62
X10DRi/X10DRi-T Motherboard User’s Manual
Notes
2-40
Page 63
Chapter 3: Troubleshooting
Chapter 3
Troubleshooting
3-1 Troubleshooting Procedures
Use the following procedures to troubleshoot your system. If you have followed all
of the procedures below and still need assistance, refer to the ‘Technical Support
Procedures’ and/or ‘Returning Merchandise for Service’ section(s) in this chapter.
Note: Always disconnect the power cord before adding, changing or installing any
hardware components.
Before Power On
1. Make sure that there are no short circuits between the motherboard and
chassis.
2. Disconnect all ribbon/wire cables from the motherboard, including those for
the keyboard and mouse.
3. Remove all add-on cards.
4. Install CPU 1 rst (making sure it is fully seated) and connect the front panel
connectors to the motherboard.
No Power
1. Make sure that no short circuits between the motherboard and the chassis.
2. Make sure that the ATX power connectors are properly connected.
3. Check that the 115V/230V switch on the power supply is properly set, if avail-
able.
4. Turn the power switch on and off to test the system, if applicable.
5. The battery on your motherboard may be old. Check to verify that it still sup-
plies ~3VDC. If it does not, replace it with a new one.
3-1
Page 64
X10DRi/X10DRi-T Motherboard User’s Manual
No Video
1. If the power is on, but you have no video, remove all the add-on cards and
cables.
2. Use the speaker to determine if any beep codes exist. Refer to Appendix A
for details on beep codes.
System Boot Failure
If the system does not display POST or does not respond after the power is turned
on, check the following:
1. Check for any error beep from the motherboard speaker.
If there is no error beep, try to turn on the system without DIMM modules in-
stalled. If there is still no error beep, try to turn on the system again with only
one processor installed in CPU Socket#1. If there is still no error beep, replace
the motherboard.
If there are error beeps, clear the CMOS settings by unplugging the power
cord and contracting both pads on the CMOS Clear Jumper (JBT1). (Refer to
Section 2-8 in Chapter 2.)
2. Remove all components from the motherboard, especially the DIMM modules.
Make sure that system power is on, and memory error beeps are activated.
3. Turn on the system with only one DIMM module installed. If the system
boots, check for bad DIMM modules or slots by following the Memory Errors
Troubleshooting procedure in this Chapter.
Losing the System’s Setup Conguration
1. Make sure that you are using a high quality power supply. A poor quality
power supply may cause the system to lose the CMOS setup information.
Refer to Section 2-7 for details on recommended power supplies.
2. The battery on your motherboard may be old. Check to verify that it still sup-
plies ~3VDC. If it does not, replace it with a new one.
3. If the above steps do not x the Setup Conguration problem, contact your
vendor for repairs.
3-2
Page 65
Chapter 3: Troubleshooting
Memory Errors
When a No-Memory Beep Code is issued by the system, check the following:
1. Make sure that the memory modules are compatible with the system and that
the DIMM modules are properly and fully installed. (For memory compatibility,
refer to the Memory Compatibility Chart posted on our website @ http://www.
supermicro.com.)
2. Check if different speeds of DIMMs have been installed. It is strongly recom-
mended that you use the same RAM type and speed for all DIMMs in the
system.
3. Make sure that you are using the correct type of Load Reduction (LRDIMM)/
Registered (RDIMM) ECC DDR4 DIMM modules recommended by the manu-
facturer.
4. Check for bad DIMM modules or slots by swapping a single module among
all memory slots and check the results.
5. Make sure that all memory modules are fully seated in their slots. Follow the
instructions given in Section 2-5 in Chapter 2.
6. Please follow the instructions given in the DIMM Population Tables listed in
Section 2-5 to install your memory modules.
When the System Becomes Unstable
A. When the system becomes unstable during or after OS installation, check
the following:
1. CPU/BIOS support: Make sure that your CPU is supported, and you have the
latest BIOS installed in your system.
2. Memory support: Make sure that the memory modules are supported by test-
ing the modules using memtest86 or a similar utility.
Note: Refer to the product page on our website http:\\www.supermicro.
com for memory and CPU support and updates.
3. HDD support: Make sure that all hard disk drives (HDDs) work properly. Re-
place the bad HDDs with good ones.
4. System cooling: Check system cooling to make sure that all heatsink fans,
and CPU/system fans, etc., work properly. Check Hardware Monitoring set-
3-3
Page 66
X10DRi/X10DRi-T Motherboard User’s Manual
tings in the IPMI to make sure that the CPU and System temperatures are
within the normal range. Also check the front panel Overheat LED, and make
sure that the Overheat LED is not on.
5. Adequate power supply: Make sure that the power supply provides adequate
power to the system. Make sure that all power connectors are connected.
Please refer to our website for more information on minimum power require-
ment.
6. Proper software support: Make sure that the correct drivers are used.
B. When the system becomes unstable before or during OS installation, check
the following:
1. Source of installation: Make sure that the devices used for installation are
working properly, including boot devices such as CD/DVD disc, CD/DVD-
ROM.
2. Cable connection: Check to make sure that all cables are connected and
working properly.
3. Using minimum conguration for troubleshooting: Remove all unnecessary
components (starting with add-on cards rst), and use minimum conguration
(with a CPU and a memory module installed) to identify the trouble areas.
Refer to the steps listed in Section A above for proper troubleshooting proce-
dures.
4. Identifying bad components by isolating them: If necessary, remove a compo-
nent in question from the chassis, and test it in isolation to make sure that it
works properly. Replace a bad component with a good one.
5. Check and change one component at a time instead of changing several
items at the same time. This will help isolate and identify the problem.
6. To nd out if a component is good, swap this component with a new one to
see if the system will work properly. If so, then the old component is bad.
You can also install the component in question in another system. If the new
system works, the component is good and the old system has problems.
3-4
Page 67
Chapter 3: Troubleshooting
3-2 Technical Support Procedures
Before contacting Technical Support, please take the following steps. Also, please
note that as a motherboard manufacturer, Supermicro also sells motherboards
through its channels, so it is best to rst check with your distributor or reseller for
troubleshooting services. They should know of any possible problem(s) with the
specic system conguration that was sold to you.
1. Please go through the ‘Troubleshooting Procedures’ and 'Frequently Asked
Question' (FAQ) sections in this chapter or see the FAQs on our website
(http://www.supermicro.com/) before contacting Technical Support.
2. BIOS upgrades can be downloaded from our website (http://www.supermicro.
com).
3. If you still cannot resolve the problem, include the following information when
contacting Supermicro for technical support:
Motherboard model and PCB revision number
BIOS release date/version (This can be seen on the initial display when your
system rst boots up.)
System conguration
4. An example of a Technical Support form is on our website at (http://www.
supermicro.com/RmaForm/).
Distributors: For immediate assistance, please have your account number ready
when placing a call to our technical support department. We can be reached by
e-mail at support@supermicro.com.
3-5
Page 68
X10DRi/X10DRi-T Motherboard User’s Manual
3-3 Battery Removal and Installation
Battery Removal
To remove the onboard battery, follow the steps below:
1. Power off your system and unplug your power cable.
2. Locate the onboard battery as shown below.
3. Using a tool such as a pen or a small screwdriver, push the battery lock out-
wards to unlock it. Once unlocked, the battery will pop out from the holder.
4. Remove the battery.
Proper Battery Disposal
Warning! Please handle used batteries carefully. Do not damage the battery in any
way; a damaged battery may release hazardous materials into the environment. Do
not discard a used battery in the garbage or a public landll. Please comply with the
regulations set up by your local hazardous waste management agency to dispose of
your used battery properly.
3-6
OR
Page 69
Chapter 3: Troubleshooting
3-4 Frequently Asked Questions
Question: What are the various types of memory that my motherboard can
support?
Answer: The motherboard supports Registered ECC DDR4 DIMM modules. To
enhance memory performance, do not mix memory modules of different speeds
and sizes. Please follow all memory installation instructions given on Section 2-4
in Chapter 2.
Question: How do I update my BIOS?
It is recommended that you do not upgrade your BIOS if you are not experiencing
any problems with your system. Updated BIOS les are located on our website
at http://www.supermicro.com. Please check our BIOS warning message and the
information on how to update your BIOS on our website. Select your motherboard
model and download the BIOS le to your computer. Also, check the current BIOS
revision to make sure that it is newer than your BIOS before downloading. You can
choose from the zip le and the .exe le. If you choose the zip BIOS le, please
unzip the BIOS le onto a bootable USB device. Run the batch le using the format
FLASH.BAT lename.rom from your bootable USB device to ash the BIOS. Then,
your system will automatically reboot.
Warning: Do not shut down or reset the system while updating the BIOS to prevent
possible system boot failure!)
Note: The SPI BIOS chip used on this motherboard cannot be removed.
Send your motherboard back to our RMA Department at Supermicro for
repair. For BIOS Recovery instructions, please refer to the AMI BIOS
Recovery Instructions posted at http://www.supermicro.com.
Question: How do I handle the used battery?
Answer: Please handle used batteries carefully. Do not damage the battery in any
way; a damaged battery may release hazardous materials into the environment.
Do not discard a used battery in the garbage or a public landll. Please comply
with the regulations set up by your local hazardous waste management agency to
dispose of your used battery properly.
3-7
Page 70
X10DRi/X10DRi-T Motherboard User’s Manual
3-5 Returning Merchandise for Service
A receipt or copy of your invoice marked with the date of purchase is required before
any warranty service will be rendered. You can obtain service by calling your ven-
dor for a Returned Merchandise Authorization (RMA) number. When returning the
motherboard to the manufacturer, the RMA number should be prominently displayed
on the outside of the shipping carton, and the shipping package is mailed prepaid
or hand-carried. Shipping and handling charges will be applied for all orders that
must be mailed when service is complete. For faster service, You can also request
a RMA authorization online (http://www.supermicro.com/RmaForm/).
This warranty only covers normal consumer use and does not cover damages in-
curred in shipping or from failure due to the alternation, misuse, abuse or improper
maintenance of products.
During the warranty period, contact your distributor rst for any product problems.
3-8
Page 71
Chapter 4: AMI BIOS
Chapter 4
BIOS
4-1 Introduction
This chapter describes the AMI BIOS setup utility for the X10DRi/X10DRi-T. The
ROM BIOS is stored in a Flash EEPROM and can be easily updated. This chapter
describes the basic navigation of the AMI BIOS setup utility screens.
Note: For AMI BIOS recovery, please refer to the UEFI BIOS Recovery
Instructions in Appendix C.
Starting BIOS Setup Utility
To enter the AMI BIOS setup utility screens, press the <Delete> key while the
system is booting up.
Note: In most cases, the <Delete> key is used to invoke the AMI BIOS
setup screen. There are a few cases when other keys are used, such as
<F1>, <F2>, etc.
Each main BIOS menu option is described in this manual. The AMI BIOS setup
menu screen has two main frames. The left frame displays all the options that can
be congured. Grayed-out options cannot be congured. Options in blue can be
congured by the user. The right frame displays the key legend. Above the key
legend is an area reserved for a text message. When an option is selected in the
left frame, it is highlighted in white. Often a text message will accompany it.
Note: the AMI BIOS has default text messages built in. Supermicro retains
the option to include, omit, or change any of these text messages.
The AMI BIOS setup utility uses a key-based navigation system called "hot keys."
Most of the AMI BIOS setup utility "hot keys" can be used at any time during the
setup navigation process. These keys include <F1>, <F4>, <Enter>, <Esc>, arrow
keys, etc.
Note: Options printed in Bold are default settings.
How To Change the Conguration Data
The conguration data that determines the system parameters may be changed by
entering the AMI BIOS setup utility. This setup utility can be accessed by pressing
<Del> at the appropriate time during system boot.
4-1
Page 72
X10DRi/X10DRi-T User’s Manual
How to Start the Setup Utility
Normally, the only visible Power-On Self-Test (POST) routine is the memory test.
As the memory is being tested, press the <Delete> key to enter the main menu of
the AMI BIOS setup utility. From the main menu, you can access the other setup
screens. An AMI BIOS identication string is displayed at the left bottom corner of
the screen, below the copyright message.
Warning: Do not upgrade the BIOS unless your system has a BIOS-related issue.
Flashing the wrong BIOS can cause irreparable damage to the system. In no event
shall Supermicro be liable for direct, indirect, special, incidental, or consequential dam-
ages arising from a BIOS update. If you have to update the BIOS, do not shut down
or reset the system while the BIOS is updating. This is to avoid possible boot failure.
4-2 Main Setup
When you rst enter the AMI BIOS setup utility, you will enter the Main setup screen.
You can always return to the Main setup screen by selecting the Main tab on the
top of the screen. The Main BIOS setup screen is shown below.
4-2
Page 73
Chapter 4: AMI BIOS
The following Main menu items will be displayed:
System Date/System Time
Use this option to change the system date and time. Highlight System Date or
System Time using the arrow keys. Enter new values using the keyboard. Press the
<Tab> key or the arrow keys to move between elds. The date must be entered in
Day MM/DD/YYYY format. The time is entered in HH:MM:SS format.
Note: The time is in the 24-hour format. For example, 5:30 P.M. appears
as 17:30:00.
Supermicro X10DRi
Version: This item displays the version of the BIOS ROM used in the system.
Build Date: This item displays the date when the version of the BIOS ROM
used in the system was built.
Memory Information
Total Memory: This item displays the total size of memory available in the
system.
Memory Speed: This item displays the default speed of the memory modules
installed in the system.
4-3
Page 74
X10DRi/X10DRi-T User’s Manual
4-3 Advanced Setup Congurations
Use the arrow keys to select Advanced setup and press <Enter> to access the
submenu items:
Warning: Take Caution when changing the Advanced settings. An incorrect value, a
very high DRAM frequency or an incorrect BIOS timing setting may cause the system
to malfunction. When this occurs, restore the setting to the manufacturer default setting.
Boot Feature
Quiet Boot
Use this feature to select the screen display between POST messages or the OEM
logo at bootup. Select Disabled to display the POST messages. Select Enabled
to display the OEM logo instead of the normal POST messages. The options are
Enabled and Disabled.
AddOn ROM Display Mode
Use this item to set the display mode for the Option ROM. Select Keep Current to
use the current AddOn ROM display setting. Select Force BIOS to use the Option
ROM display mode set by the system BIOS. The options are Force BIOS and
Keep Current.
Bootup NumLock State
Use this feature to set the Power-on state for the NumLock key. The options are
Off and On.
4-4
Page 75
Chapter 4: AMI BIOS
Wait For 'F1' If Error
Select Enabled to force the system to wait until the 'F1' key is pressed if an error
occurs. The options are Disabled and Enabled.
Interrupt 19 Capture
Interrupt 19 is the software interrupt that handles the boot disk function. When this
item is set to Immediate, the ROM BIOS of the host adaptors will "capture" Inter-
rupt 19 at bootup immediately and allow the drives that are attached to these host
adaptors to function as bootable disks. If this item is set to Postponed, the ROM
BIOS of the host adaptors will not capture Interrupt 19 immediately and allow the
drives attached to these adaptors to function as bootable devices at bootup. The
options are Immediate and Postponed.
Re-try Boot
When EFI Boot is selected, the system BIOS will automatically reboot the system
from an EFI boot device after its initial boot failure. Select Legacy Boot to allow
the BIOS to automatically reboot the system from a Legacy boot device after its
initial boot failure. The options are Disabled, Legacy Boot, and EFI Boot.
Power Conguration
Watch Dog Function
Select Enabled to allow the Watch Dog timer to reboot the system when it is inac -
tive for more than 5 minutes. The options are Enabled and Disabled.
Power Button Function
This feature controls how the system shuts down when the power button is pressed.
Select 4 Seconds Override for the user to power off the system after pressing and
holding the power button for 4 seconds or longer. Select Instant Off to instantly
power off the system as soon as the user presses the power button. The options
are 4 Seconds Override and Instant Off.
Restore on AC Power Loss
Use this feature to set the power state after a power outage. Select Power-Off for
the system power to remain off after a power loss. Select Power-On for the system
power to be turned on after a power loss. Select Last State to allow the system
to resume its last power state before a power loss. The options are Power-On,
Stay-Off and Last State.
4-5
Page 76
X10DRi/X10DRi-T User’s Manual
CPU Conguration
This submenu displays the information of the CPU as detected by the BIOS. It also
allows the user to conguration CPU settings.
Socket 1 CPU Information/Socket 2 CPU Information
This submenu displays the following information regarding the CPU installed in
Socket 1 and (or) Socket 2 as detected by the BIOS.
Processor Socket
Processor ID
Processor Frequency
Processor Maximum Ratio
Processor Minimum Ratio
Microcode Revision
L1 Cache RAM
L2 Cache RAM
L3 Cache RAM
Processor 1 Version
Processor 2 Version
Clock Spread Spectrum
Select Enable to enable Clock Spectrum support, which will allow the BIOS to at-
tempt to reduce the level of Electromagnetic Interference caused by the components
whenever needed. The options are Disable and Enable.
Hyper-Threading (ALL)
Select Enabled to support Intel Hyper-threading Technology to enhance CPU per-
formance. The options are Enable and Disable.
Cores Enabled
Set a numeric value to enable the number of cores. (Please refer to Intel's website
for more information.) Enter 0 to enable all cores.
4-6
Page 77
Chapter 4: AMI BIOS
Execute-Disable Bit Capability (Available if supported by the OS & the CPU)
Select Enabled to enable the Execute-Disable Bit which will allow the processor
to designate areas in the system memory where an application code can execute
and where it cannot, thus preventing a worm or a virus from ooding illegal codes
to overwhelm the processor or damage the system during an attack. The default is
Enable. (Refer to Intel and Microsoft Web sites for more information.)
PPIN Control
Select Unlock/Enable to unlock the Protected Processor Inventory Number (PPIN)
control. The options are Unlock/Enable and Unlock/Disable.
Hardware Prefetcher (Available when supported by the CPU)
If set to Enabled, the hardware prefetcher will prefetch streams of data and instruc-
tions from the main memory to the L2 cache to improve CPU performance. The
options are Disable and Enable.
Adjacent Cache Prefetch (Available when supported by the CPU)
The CPU prefetches the cache line for 64 bytes if this feature is set to Disable.
The CPU prefetches both cache lines for 128 bytes as comprised if this feature is
set to Enable.
DCU Streamer Prefetcher (Available when supported by the CPU)
Select Enabled to enable the DCU (Data Cache Unit) Streamer Prefetcher which
will stream and prefetch data and send it to the Level 1 data cache to improve data
processing and system performance. The options are Disable and Enable.
DCU IP Prefetcher (Available when supported by the CPU)
Select Enabled for DCU (Data Cache Unit) IP Prefetcher support, which will prefetch
IP addresses to improve network connectivity and system performance. The options
are Disable and Enable.
Direct Cache Access (DCA)
Select Enabled to use Intel's DCA (Direct Cache Access) Technology to improve
data transfer efciency. The options are Disable, Enable, and Auto.
X2APIC
Select Enable to activate APIC (Advanced Programmable Interrupt Controller) sup-
port. The options are Enable and Disable.
AES-NI
Select Enable to use the Intel Advanced Encryption Standard (AES) New Instruc-
tions (NI) to ensure data security. The options are Enable and Disable.
4-7
Page 78
X10DRi/X10DRi-T User’s Manual
Intel® Virtualization Technology (Available when supported by the CPU)
Select Enabled to support Intel Virtualization Technology, which will allow one
platform to run multiple operating systems and applications in independent parti-
tions, creating multiple "virtual" systems in one physical computer. The options
are Enable and Disable.
Note: If a change is made to this setting, you will need to reboot the
system for the change to take effect. Refer to Intel’s website for detailed
information.
Chipset Conguration
North Bridge
This feature allows the user to congure the settings for the Intel North Bridge.
IIO Conguration
EV DFX (Device Function On-Hide) Features
When this feature is set to Enable, the EV_DFX Lock Bits that are located on a
processor will always remain clear during electric tuning. The options are Dis-
able and Enable.
IIO0 Conguration
IOU2 (IIO PCIe Port 1)
This item congures the PCI-E port Bifuraction setting for a PCI-E port specied
by the user. The options are x4x4, x8, and Auto.
IOU0 (IIO PCIe Port 2)
This item congures the PCI-E port Bifuraction setting for a PCI-E port specied
by the user. The options are x4x4x4x4, x4x4x8, x8x4x4, x8x8, x16, and Auto.
IOU1 (IIO PCIe Port 3)
This item congures the PCI-E port Bifuraction setting for a PCI-E port specied
by the user. The options are x4x4x4x4, x4x4x8, x8x4x4, x8x8, x16, and Auto.
No PCIe Port Active ECO
Use this feature to select a workaround setting to implement the engineering-
change order (ECO) on the system when the PCI ports specied by the user
are not active. The options are PCU Squelch exit ignore option and Reset the
SQ FLOP by CSR option.
4-8
Page 79
Chapter 4: AMI BIOS
Socket 0 PcieD00F0 - Port 0/DMI
Link Speed
This item congures the link speed of a PCI-E port specied by the user. The
options are Gen 1 (Generation 1) (2.5 GT/s), Gen 2 (Generation 2) (5.0 GT/s),
and Auto.
PCI-E Port DeEmphasis
This item congures the De-Emphasis Control (LANKCON2 [6]) setting for this
computer. The options are -6.0 dB and -3.5 dB.
The following items will be display:
PCI-E Port Link Status
PCI-E Port Link Max
PCI-E Port Link Speed
PCI-E Port L0s Exit Latency
Use this feature to set the length of time required for the port specied by the
user to complete the transition from L0s to L0. The default setting is 4uS - 8uS.
PCI-E Port L1 Exit Latency
Use this feature to set the length of time required for the port specied by the
user to complete the transition from L1 to L0. The options are <1uS, 1uS - 2uS,
2uS - 4uS, 4uS - 8uS, 8uS - 16uS, 16uS - 32uS, 32uS - 64uS, and >64uS.
Fatal Err (Error) Over
Select Enable to force fatal error propagation to the IIO core error logic for the
port specied by the user. The options are Disable and Enable.
Non-Fatal Err (Error) Over
Select Enable to force non-fatal error propagation to the IIO core error logic for
the port specied by the user. The options are Disable and Enable.
Corr Err (Correctable Error) Over
Select Enable to force correctable error propagation to the IIO core error logic
for the port specied by the user. The options are Disable and Enable.
L0s Support
When this item is set to Disable, IIO will not put its transmitter in the L0s state.
The default setting is Disable.
4-9
Page 80
X10DRi/X10DRi-T User’s Manual
Socket 0 PcieD01F0 - Port 1A/Socket 0 PcieD02F0 - Port 2A/Socket 0 PcieD03F0 - Port 3A/Socket 0 PcieD03F2 ­Port 3C
PCIe Port
Select Enable to enable a PCI-E port specied by the user. Select Disable to
de-activate a PCI-E port specied by the user. Select Auto for the BIOS ROM
to automatically discard a PCI-E port specied by the user when there is no Hot
Plug-capable device connected to this port or when there is no error detected
in this port. The options are Auto, Enable, and Disable.
Hot Plug Capable
Use this feature to enable or disable Hot Plug support for a port specied by the
user. The options are Disable and Enable.
PCI-E Port Link
Use this feature to disable the physical link connected to a PCI-E port specied
by a user so that no training will take place on the component-level while the
PCI-E conguration commands are still in full force. The options are Enable
and Disable.
Link Speed
Use this item to congure the link speed of a PCI-E port specied by the user.
The options are Auto, Gen 1 (Generation 1) (2.5 GT/s), Gen 2 (Generation 2)
(5 GT/s) and Gen 3 (Generation 3) (8 GT/s).
PCI-E Port DeEmphasis
This item congures the De-Emphasis Control (LANKCON2 [6]) setting for this
computer. The options are -6.0 dB and -3.5 dB.
The following items will be displayed:
PCI-E Port Link Status
PCI-E Port Link Max
PCI-E Port Link Speed
PCI-E Port L0s Exit Latency
Use this feature to set the length of time required for the port specied by the
user to complete the transition from L0s to L0. The default setting is 4uS - 8uS.
PCI-E Port L1 Exit Latency
Use this feature to set the length of time required for the port specied by the
user to complete the transition from L1 to L0. The options are <1uS, 1uS - 2uS,
2uS - 4uS, 4uS - 8uS, 8uS - 16uS, 16uS - 32uS, 32uS - 64uS, and >64uS.
4-10
Page 81
Chapter 4: AMI BIOS
Fatal Err (Error) Over
Select Enable to force fatal error propagation to the IIO core error logic for the
port specied by the user. The options are Disable and Enable.
Non-Fatal Err (Error) Over
Select Enable to force non-fatal error propagation to the IIO core error logic for
the port specied by the user. The options are Disable and Enable.
Corr Err (Correctable Error) Over
Select Enable to force correctable error propagation to the IIO core error logic
for the port specied by the user. The options are Disable and Enable.
L0s Support
When this item is set to Disable, IIO will not put its transmitter in the L0s state.
The default setting is Disable.
PM ACPI Mode
Select Enable to generate an _HPGPE message on a PM ACPI event. Select
Disable to generate an MSI message. The options are Disable and Enable.
Gen3 (Generation 3) Eq (Equalization) Mode
Use this item to set PCI-E Gen3 Adaptive Equalization mode. The options are
Auto, Enable Phase 0, 1, 2, 3; Disable Phase 0, 1, 2, 3; Enable Phase 1 Only,
Enable Phase 0, 1 Only, Advanced, and Enable MMM Offset West.
Gen3 (Generation 3) Spec (Specics) Mode
Use this item to set the Specics mode for a PCI-E Gen. 3 device. The options
are Auto, 0.70 July, 0.70 Sept and 071 Sept.
Gen3 (Generation 3) Phase2 Mode
Use this feature to congure the Loop-count settings for PCI-E Gen3 Phase 2.
The options are Hardware Adaptive and Manual.
Gen3 DN Tx Preset
This feature allows the user to select the preset setting for a downstream com-
ponent transmitter. The options are Auto, P0 (-6.0/0.0 dB), P1 (-3.5/0.0 dB), P2
(-4.5/0.0 dB), P3 (-2.5/0.0 dB), P4 (0.0/0.0 dB), P5 (0.0/-2.0 dB), P6 (0.0/-2.5
dB), P7 (-6.0/-3.5 dB), P8 (-3.5/-3.5 dB), and P9 (0.0/-3.5 dB).
Gen3 DN Rx Preset Hint
This feature allows the user to select a preset setting for a downstream compo-
nent receiver. The options are Auto, P0 (-6.0 dB), P1 (-7.0 dB), P2 (-8.0 dB),
P3 (-9.0 dB), P4 (-10.0 dB), P5 (-11.0 dB), and P6 (-12.0 dB).
4-11
Page 82
X10DRi/X10DRi-T User’s Manual
Gen3 UP Tx Preset
This feature allows the user to select the preset setting for an upstream com-
ponent transmitter. The options are Auto, P0 (-6.0/0.0 dB), P1 (-3.5/0.0 dB), P2
(-4.5/0.0 dB), P3 (-2.5/0.0 dB), P4 (0.0/0.0 dB), P5 (0.0/-2.0 dB), P6 (0.0/-2.5
dB), P7 (-6.0/-3.5 dB), P8 (-3.5/-3.5 dB), and P9 (0.0/-3.5 dB).
Hide Port?
Use this feature to hide the root port from the operating system. The options
are no and yes.
IIO1 Conguration
IOU2 (IIO PCIe Port 1)
This item congures the PCI-E port Bifuraction setting for a PCI-E port specied
by the user. The options are x4x4, x8, and Auto.
IOU0 (IIO PCIe Port 2)
This item congures the PCI-E port Bifuraction setting for a PCI-E port specied
by the user. The options are x4x4x4x4, x4x4x8, x8x4x4, x8x8, x16, and Auto.
IOU1 (IIO PCIe Port 3)
This item congures the PCI-E port Bifuraction setting for a PCI-E port specied
by the user. The options are x4x4x4x4, x4x4x8, x8x4x4, x8x8, x16, and Auto.
No PCIe Port Active ECO
Use this feature to select a workaround setting to implement the engineering-
change order (ECO) on the system when PCI ports are not active. The options
are PCU Squelch exit ignore option and Reset the SQ FLOP by CSR option.
Socket 0 PcieD01F0 - Port 1A ~ PcieD03F2 - Port 3C
PCIe Port
Select Enable to enable a PCI-E port specied by the user. Select Disable to
de-activate a PCI-E port specied by the user. Select Auto for the BIOS ROM
to automatically discard a PCI-E port specied by the user when there is no Hot
Plug-capable device connected to this port or when there is no error detected
in this port. The options are Auto, Enable, and Disable.
Hot Plug Capable
Use this feature to enable or disable Hot Plug support for a port specied by the
user. The options are Disable and Enable.
4-12
Page 83
Chapter 4: AMI BIOS
PCI-E Port Link
Use this feature to disable the physical link connected to a PCI-E port specied
by a user so that no training will take place on the component-level while the
PCI-E conguration commands are still in full force. The options are Enable
and Disable.
Link Speed
Use this item to congure the link speed of a PCI-E port specied by the user.
The options are Auto, Gen 1 (Generation 1) (2.5 GT/s), Gen 2 (Generation 2)
(5 GT/s) and Gen 3 (Generation 3) (8 GT/s).
PCI-E Port DeEmphasis
This item congures the De-Emphasis Control (LANKCON2 [6]) setting for this
computer. The options are -6.0 dB and -3.5 dB.
The following items will be display:
PCI-E Port Link Status
PCI-E Port Link Max
PCI-E Port Link Speed
PCI-E Port L0s Exit Latency
Use this feature to set the length of time required for the port specied by the
user to complete the transition from L0s to L0. The default setting is 4uS - 8uS.
PCI-E Port L1 Exit Latency
Use this feature to set the length of time required for the port specied by the
user to complete the transition from L1 to L0. The options are <1uS, 1uS - 2uS,
2uS - 4uS, 4uS - 8uS, 8uS - 16uS, 16uS - 32uS, 32uS - 64uS, and >64uS..
Fatal Err (Error) Over
Select Enable to force fatal error propagation to the IIO core error logic for the
port specied by the user. The options are Disable and Enable.
Non-Fatal Err (Error) Over
Select Enable to force non-fatal error propagation to the IIO core error logic for
the port specied by the user. The options are Disable and Enable.
Corr Err (Correctable Error) Over
Select Enable to force correctable error propagation to the IIO core error logic
for the port specied by the user. The options are Disable and Enable.
4-13
Page 84
X10DRi/X10DRi-T User’s Manual
L0s Support
When this item is set to Disable, IIO will not put its transmitter in the L0s state.
The default setting is Disable.
PM ACPI Mode
Select Enable to generate an _HPGPE message on a PM ACPI event. Select
Disable to generate an MSI message. The options are Disable and Enable.
Gen3 (Generation 3) Eq (Equalization) Mode
Use this item to set PCI-E Gen3 Adaptive Equalization mode. The options are
Auto, Enable Phase 0, 1, 2, 3; Disable Phase 0, 1, 2, 3; Enable Phase 1 Only,
Enable Phase 0, 1 Only, Advanced, and Enable MMM Offset West.
Gen3 (Generation 3) Spec (Specics) Mode
Use this item to set the Specics mode for a PCI-E Gen. 3 device. The options
are Auto, 0.70 July, 0.70 Sept and 071 Sept.
Gen3 (Generation 3) Phase2 Mode
Use this feature to congure the Loop-count settings for PCI-E Gen3 Phase 2.
The options are Hardware Adaptive and Manual.
Gen3 DN Tx Preset
This feature allows the user to select the preset setting for a downstream com-
ponent transmitter. The options are Auto, P0 (-6.0/0.0 dB), P1 (-3.5/0.0 dB), P2
(-4.5/0.0 dB), P3 (-2.5/0.0 dB), P4 (0.0/0.0 dB), P5 (0.0/-2.0 dB), P6 (0.0/-2.5
dB), P7 (-6.0/-3.5 dB), P8 (-3.5/-3.5 dB), and P9 (0.0/-3.5 dB).
Gen3 DN Rx Preset Hint
This feature allows the user to select a preset setting for a downstream compo-
nent receiver. The options are Auto, P0 (-6.0 dB), P1 (-7.0 dB), P2 (-8.0 dB),
P3 (-9.0 dB), P4 (-10.0 dB), P5 (-11.0 dB), and P6 (-12.0 dB).
Gen3 UP Tx Preset
This feature allows the user to select the preset setting for a upstream compo-
nent transmitter. The options are Auto, P0 (-6.0/0.0 dB), P1 (-3.5/0.0 dB), P2
(-4.5/0.0 dB), P3 (-2.5/0.0 dB), P4 (0.0/0.0 dB), P5 (0.0/-2.0 dB), P6 (0.0/-2.5
dB), P7 (-6.0/-3.5 dB), P8 (-3.5/-3.5 dB), and P9 (0.0/-3.5 dB).
Hide Port?
Use this feature to hide the root port from the operating system. The options
are no and yes.
4-14
Page 85
Chapter 4: AMI BIOS
IOAT Conguration
Enable I/OAT
Select Enable to enable Intel I/OAT (I/O Acceleration Technology), which signi-
cantly reduces CPU overhead by leveraging CPU architectural improvements
and freeing the system resources for other tasks. The options are Enable and
Disable.
No Snoop
Select Enable to support no-snoop mode for each caching agent. The options
are Disable and Enable.
Relaxed Ordering
Select Enable to enable Relaxed Ordering support which will allow certain trans-
actions to violate the strict-ordering rules of PCI and to be completed prior to
other transactions that have already been enqueued. The options are Disable
and Enable.
Intel VT for Directed I/O (VT-d)
Intel VT for Direct I/O (VT-d)
®
VT for Directed I/O (VT-d)
Intel
Select Enable to use Intel Virtualization Technology support for Direct I/O VT-d support by reporting the I/O device assignments to the VMM (Virtual Machine
Monitor) through the DMAR ACPI tables. This feature offers fully-protected I/O
resource sharing across Intel platforms, providing greater reliability, security and
availability in networking and data-sharing. The options are Enable and Disable.
Interrupt Remapping
Select Enable for Interrupt Remapping support to enhance system performance.
The options are Enable and Disable.
QPI (Quick Path Interconnect) Conguration
The following QPI information will be displayed:
Number of CPU
Number of IIO
Current QPI Link Speed: This item displays the current QPI Link speed.
4-15
Page 86
X10DRi/X10DRi-T User’s Manual
Current QPI Link Frequency: This item displays the frequency of the QPI
Link.
QPI Global MMIO Low Base / Limit
QPI Global MMIO High Base / Limit
QPI PCI-E Conguration Base / Siz (Size)
Link Frequency Select
Use this feature to select the desired QPI link frequency. The options are 6.4
GT/s, 8.0 GT/s, 9.6 GT/s, Auto, and Auto Limited.
Link L0p Enable
Select Enable to enable Link L0p. The options are Disable and Enable.
Link L1 Enable
Select Enable to enable Link L1 (Level 1 link). The options are Disable and
Enable.
COD Enable (Available when the OS and the CPU support this feature)
Select Enabled for Cluster-On-Die support to enhance system performance. The
options are Enable, Disable, and Auto.
Early Snoop (Available when the OS and the CPU support this feature)
Select Enable for Early Snoop support to enhance system performance. The
options are Enable, Disable, and Auto.
Isoc Mode
Select Enabled to enable Isochronous support to meet QoS (Quality of Service)
requirements. This feature is especially important for Virtualization Technology.
The options are Enable and Disable.
Memory Conguration
Enforce POR
Select Enable to enforce POR restrictions on DDR4 frequency and voltage
programming. The options are Enabled and Disabled.
Memory Frequency
Use this feature to set the maximum memory frequency for onboard memory
modules. The options are Auto, 1333, 1400, 1600, 1800, 1867, 2000, 2133,
2200, 2400, 2600, 2667, and Reserved (Do not select Reserved).
4-16
Page 87
Chapter 4: AMI BIOS
Data Scrambling
Select Enabled to enable data scrambling to enhance system performance and
data integrity. The options are Auto, Disabled and Enabled.
DRAM RAPL (Running Average Power Limit) Baseline
Use this feature to set the run-time power-limit baseline for DRAM modules. The
options are Disable, DRAM RAPL Mode 0, and DRAM RAPL Mode 1.
Set Throttling Mode
Throttling improves reliability and reduces power consumption in the proces-
sor via automatic voltage control during processor idle states. The options are
Disabled and CLTT (Closed Loop Thermal Throttling).
Socket Interleave Below 4GB
Select Enabled for the memory above the 4G Address space to be split between
two sockets. The options are Enable and Disable.
A7 Mode
Select Enabled to support the A7 (Addressing) mode to improve memory per-
formance. The options are Enable and Disable.
DIMM Information
This item displays the status of a DIMM module specied by the user.
P1 DIMMA1
P1 DIMMB1
P1 DIMMC1
P1 DIMMD1
Memory RAS (Reliability_Availability_Serviceability)
Conguration
Use this submenu to congure the following Memory RAS settings.
RAS Mode
When Disable is selected, RAS is not supported. When Mirror is selected, the
motherboard maintains two identical copies of all data in memory for data backup.
When Lockstep is selected, the motherboard uses two areas of memory to run
the same set of operations in parallel to boost performance. The options are
Disable, Mirror, and Lockstep Mode.
4-17
Page 88
X10DRi/X10DRi-T User’s Manual
Memory Rank Sparing
Select Enable to enable memory-sparing support for memory ranks to improve
memory performance. The options are Disabled and Enabled.
Patrol Scrub
Patrol Scrubbing is a process that allows the CPU to correct correctable memory
errors detected on a memory module and send the correction to the requestor
(the original source). When this item is set to Enabled, the IO hub will read and
write back one cache line every 16K cycles, if there is no delay caused by internal
processing. By using this method, roughly 64 GB of memory behind the IO hub
will be scrubbed every day. The options are Enable and Disable.
Patrol Scrub Interval
This feature allows you to decide how many hours the system should wait be-
fore the next complete patrol scrub is performed. Use the keyboard to enter a
value from 0-24.
Demand Scrub
Demand Scrubbing is a process that allows the CPU to correct correctable
memory errors found on a memory module. When the CPU or I/O issues a
demand-read command, and the read data from memory turns out to be a
correctable error, the error is corrected and sent to the requestor (the original
source). Memory is updated as well. Select Enable to use Demand Scrubbing
for ECC memory correction. The options are Enable and Disable.
Device Tagging
Select Enable to support device tagging. The options are Disable and Enable.
South Bridge Conguration
The following South Bridge information will display:
USB Conguration
USB Module Version
USB Devices
Legacy USB Support
Select Enabled to support onboard legacy USB devices. Select Auto to disable
legacy support if there are no legacy USB devices present. Select Disable to have
all USB devices available for EFI applications only. The options are Enabled,
Disabled and Auto.
4-18
Page 89
Chapter 4: AMI BIOS
XHCI Hand-Off
This is a work-around solution for operating systems that do not support XHCI (Ex-
tensible Host Controller Interface) hand-off. The XHCI ownership change should be
claimed by the XHCI driver. The settings are Enabled and Disabled.
EHCI Hand-Off
This item is for operating systems that do not support Enhanced Host Controller
Interface (EHCI) hand-off. When this item is enabled, EHCI ownership change will
be claimed by the EHCI driver. The settings are Enabled and Disabled.
Port 60/64 Emulation
Select Enabled for I/O port 60h/64h emulation support, which in turn, will provide
complete legacy USB keyboard support for the operating systems that do not sup-
port legacy USB devices. The options are Disabled and Enabled.
USB 3.0 Support
Select Enabled for USB 3.0 support. The options are Smart Auto, Auto, Enabled,
Disabled and Manual.
4-19
Page 90
X10DRi/X10DRi-T User’s Manual
SATA Conguration
When this submenu is selected, AMI BIOS automatically detects the presence of
the SATA devices that are supported by the Intel PCH chip and displays the fol-
lowing items:
SATA Controller
This item enables or disables the onboard SATA controller supported by the Intel
PCH chip. The options are Enabled and Disabled.
Congure SATA as
Select IDE to congure a SATA drive specied by the user as an IDE drive. Select
AHCI to congure a SATA drive specied by the user as an AHCI drive. Select
RAID to congure a SATA drive specied by the user as a RAID drive. The options
are IDE, AHCI, and RAID.
*If the item above "Congure SATA as" is set to AHCI, the following items
will display:
Support Aggressive Link Power Management
When this item is set to Enabled, the SATA AHCI controller manages the power
usage of the SATA link. The controller will put the link to a low power state when
the I/O is inactive for an extended period of time, and the power state will return
to normal when the I/O becomes active. The options are Enabled and Disabled.
SATA Port 0~ Port 5
This item displays the information detected on the installed SATA drive on the
particular SATA port.
Model number of drive and capacity
Software Preserve Support
Port 0~ Port 5
Select Enabled to enable a SATA port specied by the user. The options are
Disabled and Enabled.
Port 0 ~ Port 5 Hot Plug
Select Enabled to enable hot-plugging support for a port specied by the user,
which will allow the user to replace a SATA disk drive installed on this port without
shutting down the system. The options are Enabled and Disabled.
Port 0 ~ Port 5 Spin Up Device
On an edge detect from 0 to 1, set this item to allow the PCH to initialize the
device. The options are Enabled and Disabled.
4-20
Page 91
Chapter 4: AMI BIOS
Port 0 ~ Port 5 SATA Device Type
Use this item to specify if the SATA port specied by the user should be con-
nected to a Solid State drive or a Hard Disk Drive. The options are Hard Disk
Drive and Solid State Drive.
*If the item above "Congure SATA as" is set to IDE, the following items
will display:
Serial ATA Port 0~ Port 5
This item indicates that a SATA port specied by the user is not installed or not
present.
Port 0 ~ Port 5 SATA Device Type (Available when a SATA port is detected)
Use this item to specify if the SATA port specied by the user should be con-
nected to a Solid State drive or a Hard Disk Drive. The options are Hard Disk
Drive and Solid State Drive.
*If the item above "Congure SATA as" is set to RAID, the following items
will display:
Support Aggressive Link Power Management
When this item is set to Enabled, the SATA AHCI controller manages the power
usage of the SATA link. The controller will put the link to a low power state when
the I/O is inactive for an extended period of time, and the power state will return
to normal when the I/O becomes active. The options are Enabled and Disabled.
SATA RAID Option ROM/UEFI Driver
Select EFI to load the EFI driver for system boot. Select Legacy to load a legacy
driver for system boot. The options are Disabled, EFI, and Legacy.
Serial ATA Port 0~ Port 5
This item displays the information detected on the installed SATA drives on the
particular SATA port.
Model number of drive and capacity
Software Preserve Support
Port 0~ Port 5
Select Enabled to enable a SATA port specied by the user. The options are
Disabled and Enabled.
4-21
Page 92
X10DRi/X10DRi-T User’s Manual
Port 0 ~ Port 5 Hot Plug
Select Enabled to enable hot-plugging support for a port specied by the user,
which will allow the user to replace a SATA disk drive installed on this port without
shutting down the system. The options are Enabled and Disabled.
Port 0 ~ Port 5 Spin Up Device
On an edge detect from 0 to 1, set this item to allow the PCH to start a COMRE-
SET initialization to the device. The options are Enabled and Disabled.
Port 0 ~ Port 5 SATA Device Type
Use this item to specify if the SATA port specied by the user should be con-
nected to a Solid State drive or a Hard Disk Drive. The options are Hard Disk
Drive and Solid State Drive.
sSATA Conguration
When this submenu is selected, AMI BIOS automatically detects the presence of
the SATA devices that are supported by the PCH-sSATA controller and displays
the following items:
sSATA Controller
This item enables or disables the onboard SATA controller supported by the Intel
PCH-sSATA controller. The options are Enabled and Disabled.
Congure sSATA as
Select IDE to congure an sSATA drive specied by the user as an IDE drive. Select
AHCI to congure an sSATA drive specied by the user as an AHCI drive. Select
RAID to congure an sSATA drive specied by the user as a RAID drive. The op-
tions are IDE, AHCI, and RAID.
*If the item above "Congure sSATA as" is set to AHCI, the following items
will display:
Support Aggressive Link Power Management
When this item is set to Enabled, the SATA AHCI controller manages the power
usage of the SATA link. The controller will put the link to a low power state when
the I/O is inactive for an extended period of time, and the power state will return
to normal when the I/O becomes active. The options are Enabled and Disabled.
sSATA Port 0~ Port 3
This item displays the information detected on the installed on the sSATA port.
specied by the user.
Model number of drive and capacity
4-22
Page 93
Chapter 4: AMI BIOS
Software Preserve Support
sSATA Port 0~ Port 3
Select Enabled to enable an sSATA port specied by the user. The options are
Disabled and Enabled.
sSATA Port 0 ~ Port 3 Hot Plug
Select Enabled to enable hot-plugging support for a port specied by the user,
which will allow the user to replace a sSATA disk drive installed on this port
without shutting down the system. The options are Enabled and Disabled.
sSATA Port 0 ~ Port 3 Spin Up Device
On an edge detect from 0 to 1, set this item to allow the PCH to start a COMRE-
SET initialization to the device. The options are Enabled and Disabled.
Port 0 ~ Port 3 sSATA Device Type
Use this item to specify if the sSATA port specied by the user should be con-
nected to a Solid State drive or a Hard Disk Drive. The options are Hard Disk
Drive and Solid State Drive.
*If the item above "Congure sSATA as" is set to IDE, the following items
will display:
sSATA Port 0~ Port 3
This item indicates that an sSATA port specied by the user is not installed or
not detected.
Port 0 ~ Port 3 sSATA Device Type (Available when a SATA port is detected)
Use this item to specify if the sSATA port specied by the user should be con-
nected to a Solid State drive or a Hard Disk Drive. The options are Hard Disk
Drive and Solid State Drive.
*If the item above "Congure sSATA as" is set to RAID, the following items
will display:
Support Aggressive Link Power Management
When this item is set to Enabled, the SATA AHCI controller manages the power
usage of the SATA link. The controller will put the link to a low power state when
the I/O is inactive for an extended period of time, and the power state will return
to normal when the I/O becomes active. The options are Enabled and Disabled.
4-23
Page 94
X10DRi/X10DRi-T User’s Manual
sSATA RAID Option ROM/UEFI Driver
Select EFI to load the EFI driver for system boot. Select Legacy to load a legacy
driver for system boot. The options are Disabled, EFI, and Legacy.
sSATA Port 0~ Port 3
This item displays the information detected on the installed sSATA drives on the
particular sSATA port.
Model number of drive and capacity
Software Preserve Support
sSATA Port 0~ Port 3
Select Enabled to enable an sSATA port specied by the user. The options are
Disabled and Enabled.
sSATA Port 0 ~ Port 3 Hot Plug
This feature designates this port for hot plugging. Set this item to Enabled for
hot-plugging support, which will allow the user to replace an sSATA drive without
shutting down the system. The options are Enabled and Disabled.
sSATA Port 0 ~ Port 3 Spin Up Device
On an edge detect from 0 to 1, set this item to allow the PCH to start a COMRE-
SET initialization to the device. The options are Enabled and Disabled.
Port 0 ~ Port 3 sSATA Device Type
Use this item to specify if the sSATA port specied by the user should be con-
nected to a Solid State drive or a Hard Disk Drive. The options are Hard Disk
Drive and Solid State Drive.
Server ME (Management Engine) Conguration
This feature displays the following system ME conguration settings.
General ME Conguration
Operational Firmware Version
Recovery Firmware Version
ME Firmware Features
ME Firmware Status #1
4-24
Page 95
Chapter 4: AMI BIOS
ME Firmware Status #2
Current State
Error Code
Altitude
This feature indicates the altitude of the platform this machine is located above the
sea level. The value is shown in meters. If the value is unknown, enter the number
"80000000".
MCTP (Management Component Transport Protocol) Bus Owner
This feature indicates the location of the MCTP Bus owner. Enter 0s to all elds to
disable the MCTP Bus owner
PCIe/PCI/PnP Conguration
The following PCI information will be displayed:
PCI Bus Driver Version
PCI Latency Timer
PCI Latency Timer
Use this item to congure the PCI latency timer for a device installed on a PCI bus.
Select 32 to set the PCI latency timer to 32 PCI clock cycles. The options are 32,
64, 96, 128, 160, 192, 224 and 248 (PCI Bus Clocks).
PERR# Generation
Select Enabled to allow a PCI device to generate a PERR (PCI/PCI-E Parity Error)
number for a PCI bus error event. The options are Enabled and Disabled.
SERR# Generation
Select Enabled to allow a PCI device to generate an SERR (System Error) number
for a PCI bus error event. The options are Enabled and Disabled.
Above 4G Decoding (Available if the system supports 64-bit PCI decoding)
Select Enabled to decode a PCI device that supports 64-bit in the space above 4G
Address. The options are Enabled and Disabled.
4-25
Page 96
X10DRi/X10DRi-T User’s Manual
SR-IOV (Available if the system supports Single-Root Virtualization)
Select Enabled for Single-Root IO Virtualization support. The options are Enabled
and Disabled.
Maximum Payload
Select Auto for the system BIOS to automatically set the maximum payload value for
a PCI-E device to enhance system performance. The options are Auto, 128 Bytes,
256 Bytes, 512 Bytes, 1024 Bytes, 2048 Bytes, and 4096 Bytes.
Maximum Read Request
Select Auto for the system BIOS to automatically set the maximum size for a read
request for a PCI-E device to enhance system performance. The options are Auto,
128 Bytes, 256 Bytes, 512 Bytes, 1024 Bytes, 2048 Bytes, and 4096 Bytes.
ASPM Support
Use this item to set the Active State Power Management (ASPM) level for a PCI-E
device. Select Auto for the system BIOS to automatically set the ASPM level based
on the system conguration. Select Disabled to disable ASPM support. The options
are Disabled, Auto and Force L0s.
Warning: Enabling ASPM support may cause some PCI-E devices to fail!
MMIOHBase
Use this item to select the base memory size according to memory-address map-
ping for the IO hub. The base memory size must be between 4032G to 4078G. The
options are 56T, 48T, 24T, 512G, and 256G.
MMIO High Size
Use this item to select the high memory size according to memory-address mapping
for the IO hub. The options are 256G, 128G, 512G, and 1024G.
CPU1 Slot 1 PCI-E x8 (OPROM)/CPU1 Slot 2 PCI-E x16 (OPROM)/CPU1 Slot 3 PCI-E x8 (OPROM)/CPU2 Slot 4 PCI-E x16 (OPROM)/CPU2 Slot 5 PCI-E x8 (OPROM)//CPU2 Slot 6 PCI-E x16 (OPROM)
Select Enabled to enable Option ROM support to boot the computer using a de-
vice installed on the slot specied by the user. The options are Disabled, Legacy
and EFI.
Onboard Video OPROM
This feature controls how the system executes UEFI (Unied Extensible Firmware
Interface) and Legacy Video OPROM. Select Legacy to boot the system using
a legacy video device installed on the motherboard. The options are Disabled,
Legacy and EFI.
4-26
Page 97
Chapter 4: AMI BIOS
VGA Priority
Use this item to select the graphics device to be used as the primary video display
for system boot. The options are Onboard and Offboard.
Onboard LAN Option ROM Type
Select Enabled to enable Option ROM support to boot the computer using a device
installed on the slot specied by the user. The options are Legacy and EFI.
Onboard LAN1 Option ROM/Onboard LAN2 Option ROM
Use this option to select the type of device installed in LAN Port1 or L AN Por t2
used for system boot. The default setting for LAN1 Option ROM is PXE, and the
default setting for LAN2 Option ROM is Disabled.
Network Stack
Select Enabled to enable PXE (Preboot Execution Environment) or UEFI (Uni-
ed Extensible Firmware Interface) for network stack support. The options are
Enabled and Disabled.
Super IO Conguration
Super IO Chip AST2400
Serial Port 1 Conguration/Serial Port 2 Conguration
Serial Port 1/Serial Port 2
Select Enabled to enable the onboard serial port specied by the user. The options
are Enabled and Disabled.
Device Settings
This item displays the base I/O port address and the Interrupt Request address of
a serial port specied by the user.
Change Port 1 Settings/Change Port 2 Settings
This feature species the base I/O port address and the Interrupt Request address
of Serial Port 1 or Serial Port 2. Select Auto for the BIOS to automatically assign
the base I/O and IRQ address to a serial port specied.
The options for Serial Port 1 are Auto, (IO=3F8h; IRQ=4), (IO=3F8h; IRQ=3, 4, 5,
6, 7, 10, 11, 12), (IO=2F8h; IRQ=3, 4, 5, 6, 7, 10, 11, 12); (IO=3E8h; IRQ=3, 4, 5,
6, 7, 10, 11, 12), and (IO=2E8h; IRQ=3, 4, 5, 6, 7, 10, 11, 12).
The options for Serial Port 2 are Auto, (IO=2F8h; IRQ=3), (IO=3F8h; IRQ=3, 4, 5,
6, 7, 10, 11, 12), (IO=2F8h; IRQ=3, 4, 5, 6, 7, 10, 11, 12); (IO=3E8h; IRQ=3, 4, 5,
6, 7, 10, 11, 12), and (IO=2E8h; IRQ=3, 4, 5, 6, 7, 10, 11, 12).
4-27
Page 98
X10DRi/X10DRi-T User’s Manual
Device Mode
Use this feature to congure SUART clock source settings. The options are
24MHz/13 and 24MHz.
Serial Port 2 Attribute
Select SOL to use COM Port 2 as a Serial_Over_LAN (SOL) port for console redi-
rection. The options are COM and SOL.
Serial Port Console Redirection
COM 1 Console Redirection
Console Redirection
Select Enabled to enable COM Port 1 for Console Redirection, which will allow a
client machine to be connected to a host machine at a remote site for networking.
The options are Enabled and Disabled.
*If the item above set to Enabled, the following items will become available
for conguration:
Console Redirection Settings
Terminal Type
This feature allows the user to select the target terminal emulation type for Con-
sole Redirection. Select VT100 to use the ASCII Character set. Select VT100+ to
add color and function key support. Select ANSI to use the Extended ASCII Char-
acter Set. Select VT-UTF8 to use UTF8 encoding to map Unicode characters
into one or more bytes. The options are ANSI, VT100, VT100+, and VT-UTF8.
Bits Per second
Use this item to set the transmission speed for a serial port used in Console
Redirection. Make sure that the same speed is used in the host computer and the
client computer. A lower transmission speed may be required for long and busy
lines. The options are 9600, 19200, 38400, 57600 and 115200 (bits per second).
Data Bits
Use this feature to set the data transmission size for Console Redirection. The
options are 7 (Bits) and 8 (Bits).
4-28
Page 99
Chapter 4: AMI BIOS
Parity
A parity bit can be sent along with regular data bits to detect data transmission
errors. Select Even if the parity bit is set to 0, and the number of 1's in data bits
is even. Select Odd if the parity bit is set to 0, and the number of 1's in data bits
is odd. Select None if you do not want to send a parity bit with your data bits
in transmission. Select Mark to add a mark as a parity bit to be sent along with
the data bits. Select Space to add a Space as a parity bit to be sent with your
data bits. The options are None, Even, Odd, Mark and Space.
Stop Bits
A stop bit indicates the end of a serial data packet. Select 1 Stop Bit for standard
serial data communication. Select 2 Stop Bits if slower devices are used. The
options are 1 and 2.
Flow Control
Use this item to set the ow control for Console Redirection to prevent data
loss caused by buffer overow. Send a "Stop" signal to stop sending data when
the receiving buffer is full. Send a "Start" signal to start sending data when the
receiving buffer is empty. The options are None and Hardware RTS/CTS.
VT-UTF8 Combo Key Support
Select Enabled to enable VT-UTF8 Combination Key support for ANSI/VT100
terminals. The options are Enabled and Disabled.
Recorder Mode
Select Enabled to capture the data displayed on a terminal and send it as text
messages to a remote server. The options are Disabled and Enabled.
Resolution 100x31
Select Enabled for extended-terminal resolution support. The options are Dis-
abled and Enabled.
Legacy OS Redirection Resolution
Use this item to select the number of rows and columns used in Console Redi-
rection for legacy OS support. The options are 80x24 and 80x25.
Putty KeyPad
This feature selects Function Keys and KeyPad settings for Putty, which is a
terminal emulator designed for the Windows OS. The options are VT100, LINUX,
XTERMR6, SCO, ESCN, and VT400.
4-29
Page 100
X10DRi/X10DRi-T User’s Manual
Redirection After BIOS Post
Use this feature to enable or disable legacy Console Redirection after BIOS
POST. When the option-Bootloader is selected, legacy Console Redirection is
disabled before booting the OS. When the option- Always Enable is selected,
legacy Console Redirection remains enabled upon OS bootup. The options are
Always Enable and Bootloader.
SOL/COM2
Console Redirection
Select Enabled to use the SOL port for Console Redirection. The options are
Enabled and Disabled.
*If the item above set to Enabled, the following items will become available
for user's conguration:
SOL/COM2 Console Redirection Settings
Use this feature to specify how the host computer will exchange data with the client
computer, which is the remote computer used by the user.
Terminal Type
Use this feature to select the target terminal emulation type for Console Redirec-
tion. Select VT100 to use the ASCII Character set. Select VT100+ to add color
and function key support. Select ANSI to use the Extended ASCII Character Set.
Select VT-UTF8 to use UTF8 encoding to map Unicode characters into one or
more bytes. The options are ANSI, VT100, VT100+, and VT-UTF8.
Bits Per second
Use this feature to set the transmission speed for a serial port used in Console
Redirection. Make sure that the same speed is used in the host computer and the
client computer. A lower transmission speed may be required for long and busy
lines. The options are 9600, 19200, 38400, 57600 and 115200 (bits per second).
Data Bits
Use this feature to set the data transmission size for Console Redirection. The
options are 7 (Bits) and 8 (Bits).
Parity
A parity bit can be sent along with regular data bits to detect data transmission
errors. Select Even if the parity bit is set to 0, and the number of 1's in data bits
is even. Select Odd if the parity bit is set to 0, and the number of 1's in data bits
is odd. Select None if you do not want to send a parity bit with your data bits
in transmission. Select Mark to add a mark as a parity bit to be sent along with
4-30
Loading...