Supermicro SUPER X5DPR-TG2 Plus User Manual

Page 1
®
SUPER X5DPR-TG2+
USER’S MANUAL
Revision 1.0
SUPER
Page 2
The information in this User’s Manual has been carefully reviewed and is believed to be accurate. The vendor assumes no responsibility for any inaccuracies that may be contained in this document, makes no commitment to update or to keep current the information in this manual, or to notify any person or organization of the updates.
Please Note: For the most up-to-date version of this manual, please see our web site at www.supermicro.com.
SUPERMICRO COMPUTER reserves the right to make changes to the product described in this manual at any time and without notice. This product, including software, if any, and documentation may not, in whole or in part, be copied, photocopied, reproduced, translated or reduced to any medium or machine without prior written consent.
IN NO EVENT WILL SUPERMICRO COMPUTER BE LIABLE FOR DIRECT, INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES ARISING FROM THE USE OR INABILITY TO USE THIS PRODUCT OR DOCUMENTATION, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. IN PARTICULAR, THE VENDOR SHALL NOT HAVE LIABILITY FOR ANY HARDWARE, SOFTWARE, OR DATA STORED OR USED WITH THE PRODUCT, INCLUDING THE COSTS OF REPAIRING, REPLACING, INTEGRATING, INSTALLING OR RECOVERING SUCH HARDWARE, SOFTWARE, OR DATA.
Any disputes arising between manufacturer and customer shall be governed by the laws of Santa Clara County in the State of California, USA. The State of California, County of Santa Clara shall be the exclusive venue for the resolution of any such disputes. Supermicro's total liability for all claims will not exceed the price paid for the hardware product.
Unless you request and receive written permission from SUPER MICRO COMPUTER, you may not copy any part of this document.
Information in this document is subject to change without notice. Other products and companies referred to herein are trademarks or registered trademarks of their respective companies or mark holders.
Copyright © 2003 by SUPER MICRO COMPUTER INC. All rights reserved.
Printed in the United States of America
Page 3
iii
Preface
Preface
About This Manual
This manual is written for system integrators, PC technicians and knowledgeable PC users. It provides information for the installation and use of the SUPER X5DPR-TG2+ mainboard. The SUPER X5DPR-TG2+ supports single or dual Intel® 603/604-pin XeonTM processors at a 533/400 MHz front side bus. Please refer to the support section of our web site (http:// www.supermicro.com/TechSupport.htm) for a complete listing of supported processors. This product is intended to be professionally installed.
Manual Organization
Chapter 1 begins with a checklist of what should be included in your
mainboard box, describes the features, specifications and performance of the motherboard and provides detailed information about the chipset.
Chapter 2 begins with instructions on handling static-sensitive devices. Read this chapter when you want to install the processor and DIMM memory modules and when mounting the mainboard in the chassis. Also refer to this chapter to connect the floppy and hard disk drives, SCSI drives, the IDE interfaces, the parallel and serial ports, the keyboard and mouse, the power supply and various control panel buttons and indicators.
If you encounter any problems, see Chapter 3, which describes trouble­shooting procedures for the video, the memory and the setup configuration stored in CMOS. For quick reference, a general FAQ [Frequently Asked Questions] section is provided. Instructions are also included for contact­ing technical support. In addition, you can visit our web site (at www.supermicro.com/techsupport.htm) for more detailed information.
Chapter 4 includes an introduction to BIOS and provides detailed informa­tion on running the CMOS Setup utility.
Appendix A gives information on BIOS POST messages.
Appendix B provides BIOS POST codes.
Appendix C gives information on the installation of software programs,
SATA RAID Utility, and Widows Operating System.
Page 4
iv
Preface
About This Manual ...................................................................................................... ii i
Manual Organization ................................................................................................... iii
Chapter 1: Introduction
1-1 Overview ......................................................................................................... 1-1
Checklist .................................................................................................... 1-1
Contacting Supermicro ............................................................................ 1-2
Super X5DPR-TG2+ Image ..................................................................... 1-3
Super X5DPR-TG2+ Layout .................................................................. 1-4
Super X5DPR-TG2+ Quick Reference ................................................ 1-5
Motherboard Features ............................................................................. 1-6
Intel E7501 Chipset: System Block Diagram ........................................ 1-8
1-2 Chipset Overview........................................................................................... 1-9
1-3 Special Features............................................................................................. 1-9
ATI Graphics Controller .......................................................................... 1-9
Recovery from AC Power Loss ........................................................... 1-9
1-4 PC Health Monitoring.................................................................................... 1-10
1- 5 ACPI Features ............................................................................................... 1-11
1-6 Power Supply ............................................................................................... 1-13
1- 7 Super I/O......................................................................................................... 1-13
Chapter 2: Installation
2-1 Static-Sensitive Devices ............................................................................... 2-1
Precautions............................................................................................... 2-1
Unpacking.................................................................................................. 2-1
2-2 PGA Processor and Heatsink Installation .................................................. 2-2
2-3 Installing DIMMs............................................................................................... 2-5
2- 4 I/O Ports/Control Panel Connectors ............................................................. 2-6
2-5 Connecting Cables .......................................................................................... 2-8
ATX Power Connection .......................................................................... 2-8
PWR_SEC Connection ............................................................................. 2-8
Power LED ................................................................................................. 2-9
NMI Button .................................................................................................. 2-9
HDD LED .................................................................................................... 2-9
NIC1 LED ................................................................................................. 2-10
NIC2 LED ................................................................................................. 2-10
Overheat LED ......................................................................................... 2-10
Table of Contents
SUPER X5DPR-TG2+ User's Manual
Page 5
Table of Contents
v
Power Fail Button ................................................................................... 2-11
Reset Button ........................................................................................... 2-11
Power Button ......................................................................................... 2-11
Chassis Intrusion ................................................................................... 2-12
Universal Serial Bus (USB0/1) ............................................................ 2-12
Extra Universal Serial Bus Headers (USB2/3) ................................. 2-13
Serial Ports ............................................................................................. 2-13
GLAN1/2 (Ethernet Ports) ..................................................................... 2-14
Fan Headers ........................................................................................... 2-14
Power LED/Speaker/NMI Header (JD1).............................................. 2-15
Third Power Supply Fail Header ..........................................................2-15
ATX PS/2 Keyboard and Mouse Ports ................................................2-16
Wake-On-LAN ......................................................................................... 2-16
Wake-On-Ring ......................................................................................... 2-17
Keylock ..................................................................................................... 2-17
2- 6 Jumper Settings ............................................................................................ 2-18
Explanation of Jumpers ........................................................................ 2-18
CMOS Clear............................................................................................. 2-18
GLAN Enable/Disable............................................................................. 2-19
VGA Enable/Disable ............................................................................... 2-19
Front Side Bus Speed ........................................................................... 2-19
Watch Dog Enable/Disable .................................................................... 2-20
PCIX Bus Speed For Slot 2 ................................................................... 2-20
Serial ATA Enable/Disable .................................................................... 2-21
2-7 Onboard Indicators ...................................................................................... 2-21
GLAN1/GLAN2 LEDs ..............................................................................2-21
2- 8 Parallel Port, Floppy/Hard Disk Drive and SATA Connections ............. 2-22
Floppy Connector ................................................................................... 2-22
IDE Connectors ...................................................................................... 2-23
SATA Connectors.................................................................................. 2-23
Chapter 3: Troubleshooting
3-1 Troubleshooting Procedures ........................................................................ 3-1
Before Power On .................................................................................... 3-1
No Power .................................................................................................. 3-1
No Video ................................................................................................... 3-1
Memory Errors .......................................................................................... 3-2
Losing the System’s Setup Configuration ........................................... 3-2
3-2 Technical Support Procedures .................................................................... 3-2
Page 6
vi
SUPER X5DPR-TG2+ User's Manual
3-3 Frequently Asked Questions........................................................................ 3-3
3-4 Returning Merchandise for Service............................................................ 3-5
Chapter 4: BIOS
4- 1 Introduction....................................................................................................... 4-1
4- 2 Running Setup .................................................................................................. 4-2
4- 3 Main Setup........................................................................................................ 4-2
4-4 Advanced BIOS Setup.................................................................................... 4-6
4-5 Security Setup...............................................................................................4-15
4-6 Power Setup ..................................................................................................4-17
4- 7 Boot Setup...................................................................................................... 4-19
4-8 PIR Setup ........................................................................................................4-20
4-9 Exit ................................................................................................................... 4-22
Appendices:
Appendix A: BIOS POST Messages ..................................................................... A-1
Appendix B: BIOS POST Codes ............................................................................. B-1
Appendix C: Installing Software Programs, Silicon Image's SATA RAID Driver
and Windows Operating System.................................................................. C-1
Page 7
Chapter 1: Introduction
1-1
Introduction
Chapter 1
Introduction
1-1 Overview
Checklist
Congratulations on purchasing your computer motherboard from an ac­knowledged leader in the industry. Supermicro boards are designed with the utmost attention to detail to provide you with the highest standards in quality and performance.
Please check that the following items have been included with your mother­board. If anything listed here is damaged or missing, contact your retailer.
One (1) Supermicro Mainboard
One (1) ribbon cable for IDE devices
One (1) floppy ribbon cable
One (1) Supermicro CD or diskettes containing drivers and utilities
One (1) User's/BIOS Manual
Two (2) Xeon Mounting Plates (SKT-120) and two (2) heatsink (SNK-0039*) (*Optional)
Page 8
1-2
Introduction
SUPER X5DPR-TG2+ User's Manual
Contacting Supermicro
Headquarters
Address: SuperMicro Computer, Inc.
980 Rock Ave.
San Jose, CA 95131 U.S.A. Tel: +1 (408) 503-8000 Fax: +1 (408) 503-8008 Email: [email protected] (General Information)
[email protected] (Technical Support) Web Site: www.supermicro.com
Europe
Address: SuperMicro Computer B.V.
Het Sterrenbeeld 28, 5215 ML
's-Hertogenbosch, The Netherlands Tel: +31 (0) 73-6400390 Fax: +31 (0) 73-6416525 Email: [email protected] (General Information)
[email protected] (Technical Support)
[email protected] (Customer Support)
Asia-Pacific
Address: SuperMicro, Taiwan
D5, 4F, No. 16 Chien-Ba Road
Chung-Ho 235, Taipei Hsien, Taiwan, R.O.C. Tel: +886-(2) 8226-3990 Fax: +886-(2) 8226-3991 Web Site: www.supermicro.com.tw Technical Support: Email: [email protected] Tel: 886-2-8228-1366, ext.132 or 139
Page 9
Chapter 1: Introduction
1-3
Introduction
Figure 1-1. SUPER X5DPR-TG2+ Image
Page 10
1-4
Introduction
SUPER X5DPR-TG2+ User's Manual
Figure 1-2. SUPER X5DPR-TG2+ Layout*
(not drawn to scale)
ATX20 POWER
CPU1
CPU2
J15
DIMM #3A
JP8
DIMM #3B
DIMM #2B
DIMM #2A
BANK 3
BANK 2
Mouse
J28
Keyboard
J29
USB0/1
COM1
JLAN2
VGA
JLAN1
MCH
Rage XL
ICH3
CHS FAN3
P64H2
BATTERY
IDE #1
IDE #2
FLOPPY
JP24
JD4
PCIX #1
SXB
PCI #2
JP4
JP7
SUPER X5DPR-TG2+
OHLED
JD1
WOR
*Notes: The IPMI socket is an optional feature. Jumpers not noted are for test purposes only.
DIMM #1B
DIMM #1A
BANK 1
JP36
JP9
JP38
J10, J11
J8
J17
J18
Pin1
VGA Enable
Pin1
LAN Enable
GLAN Controller
82546EB
PCIX/PCI Bus Controller
PCI Graphics Controller
SMB
Pin1
JP35
Keylock
Pin1
BIOS
South BridgeJP11
Pin1
IPMI
Super I/O
LAN 1
LAN 2
®
FSB Speeds
Pin1
SATA ACT LED
JP37
WD
JP27
USB2
JPS1
JPS2
JL1
PWR LED
Speaker
Chas. Intrusion
JBT1
Clear
CMOS
FPUSB0/1
Pin1
SATA2 Ctrl
SATA1 Ctrl
SATA0
SATA1
SATA2
SATA3
COM2
J3
J2
J26
3rd PS Alarm
3rd PS Reset
CPU1Chassis FAN
PWR Fault
JP16
12V PWR
Pin1
Pin1
CPU2Chassis FAN
JF2
SPEAKER
JP12
WOL
DS1
DS2
DS3
DS4
DS4
DS3
DS2
DS1
Page 11
Chapter 1: Introduction
1-5
Introduction
X5DPR-TG2+ Quick Reference
Jumper Description Default Setting
JBT1 CMOS Clear See Jumper Section JD1 Speaker Enable (Pins 6-7) Closed (Enabled) JD4 GLAN Enable/Disable Pins 1-2 (Enabled) JP4 VGA Enable/Disable Pins 1-2 (Enabled) JP9 Power Fail Alarm En/Disable Open (Disabled) JP11,JP12 PCI Bus Speed for Slot 2 Manufacture setting JP37 Watchdog Enable/Disable Closed (Enabled) JP38 Front Side Bus Speed Pins 1-2 (Auto) JPS1,JPS2 SATA1/2 Enable/Disable Pins 1-2 (Enabled)
Connector Description
ATX POWER(J16) Primary ATX 20-pin Power Connector COM1(J8)/COM2(J26)COM1/COM2 Serial Port Connectors CPU1/CPU2 CPU 1 and CPU2 Sockets D1-D4 CPU LEDs DIMM#1A-DIMM#3B Memory (RAM) Slots DS1- DS4 Serial ATA LEDs GLAN1/2 LAN1, LAN2 Gigabit Ethernet Ports IDE#1(J2)/IDE#2(J3) IDE #1/#2 Hard Disk Drive Connectors J1 5 Secondary (12V) ATX Power Connector J17, J18 PCIX-1, PCI-2 slots J22 IPMI J2 8 Keyboard Port J29 Mouse Port JD1 WD/PWR LED/SPKR/JPS1,JPS2,/JL1 JD 2 FPUSB 0/1 JF2 Front Control Panel Connector JL1 chassis Intrusion JP7 Floppy Disk Drive Connector JP8 Third Power Supply Fail Header JP24 SMB (System Management Bus) Controller JP35 Keylock Header JP36 Alarm Reset Switch JS1-JS4 Serial ATA Connectors USB0/1/2(J10,J11,J27)Universal Serial Bus Ports VGA(J4) VGA Display (Monitor) Port WOL Wake-on-LAN Header WOR Wake-on-Ring Header
Page 12
1-6
Introduction
SUPER X5DPR-TG2+ User's Manual
Motherboard Features
CPU
• Single or dual Intel® 604 and 603-pin XeonTM processors at a 533/400
MHz front side (system) bus speed. Note: Please refer
to the support section of our web site for a complete listing of supported processors (http:// www.supermicro.com/TechSupport.htm).
Memory
• X5DPR-TG2+: Six 184-pin DIMM sockets supporting up to 12 GB of
registered ECC DDR-266/200 SDRAM
Note: Interleaved memory; requires memory modules to be installed in pairs. DDR-266 memory must be used with 533 MHz FSB speed processors. See Section 2-3 for details.
Chipset
• Intel E7501 chipset
Expansion Slots
• One 64-bit, 133 MHz PCI-X (SXB)
• One slim 64-bit, 66 MHz PCI
BIOS
• 4 Mb Phoenix® Flash ROM
• APM 1.2, DMI 2.1, PCI 2.2, ACPI 1.0, Plug and Play (PnP), SMBIOS 2.3
PC Health Monitoring
• Onboard voltage monitors for CPU cores, chipset voltage, 3.3V, +5V,
+12V and 3.3V standby
• Fan status monitor with firmware/software on/off control
• CPU/chassis temperature monitors
• Environmental temperature monitor and control
• CPU fan auto-off in sleep mode
• CPU slow-down on temperature overheat
• CPU overheat LED header
• Power-up mode control for recovery from AC power loss
• Auto-switching voltage regulator for CPU core
• System overheat LED and control
• Chassis intrusion detection
• System resource alert
Page 13
Chapter 1: Introduction
1-7
Introduction
ACPI Features (optional)
• Microsoft OnNow
• Slow blinking LED for suspend state indicator
• Main switch override mechanism
Onboard I/O
• Integrated ATI Rage XL graphics controller
• Intel 82546EB dual port Gigabit LAN (Ethernet) controller
• 2 EIDE Ultra DMA/100 bus master interfaces
• 1 floppy port interface (up to 2.88 MB)
• 2 Fast UART 16550A compatible serial ports
• PS/2 mouse and PS/2 keyboard ports
• Up to 5 USB (Universal Serial Bus) ports
• Silicon Image SATA 4 Connectors
Other
• Internal/external modem ring-on
• Wake-on-LAN (WOL)
• Console redirection
• IPMI (optional)
CD/Diskette Utilities
• BIOS flash upgrade utility and device drivers
Dimensions
• Extended ATX: 12"x13" (304.8x330.2 mm)
Page 14
1-8
Introduction
SUPER X5DPR-TG2+ User's Manual
MCH
533/400 MHz System Bus
266 MHz Memory Bus
ATA 100
Ports
Processor 2 Processor 1
2-Channel
DDR SDRAM
IC H3-S
USB 1.1
Ports
SMBus
Super IO
Gb LAN
Controller
ATI
Graphics
P64H2
PCI-X,SXB (Slot 1)
PCI (Slot 2)
(66 MHz)
(133 M Hz)
Silicon Image 3112
Silicon Image 3112
Figure 1-5. Intel E7501 Chipset:
System Block Diagram
Notes: This is a general block diagram. Please see the previous Motherboard
Features pages for details on the features of each motherboard. One of the two buses on the P64H2 supports a PCI-X 133MHz slot (Slot 1),
and the other bus supports a 66MHz PCI slot (Slot 2). The PCI-X 133MHz slot (Slot 1) supports the riser card CSE-RR1U-X. The 66MHz PCI slot (Slot 2) supports the riser card CSE-RR1U-XLP.
Page 15
Chapter 1: Introduction
1-9
Introduction
1-2 Chipset Overview
The Intel E7501 chipset is a high-performance chipset with a performance and feature-set designed for mid-range, dual processor servers. The E7501 chipset consists of four major components: the Memory Controller Hub (MCH), the I/O Controller Hub 3 (ICH3), the PCI-X 64-bit Hub 2.0 (P64H2) and the 82808AA Host Channel Adapter (VxB).
The MCH has four hub interfaces, one to communicate with the ICH3 and three for high-speed I/O communications. The MCH employs a 144-bit wide memory bus for a DDR-266 memory interface, which provides a total band­width of 3.2 GB/s. The ICH3 interface is a 266 MB/sec point-to-point con­nection using an 8-bit wide, 66 MHz base clock at a 4x data transfer rate. The P64H2 interface is a 1 GB/s point-to-point connection using a 16-bit wide, 66 MHz base clock at a 8x data transfer rate.
The ICH3 I/O Controller Hub provides various integrated functions, including a two-channel UDMA100 bus master IDE controller, USB host controllers, a System Management Bus controller and an AC'97 compliant interface.
The P64H2 PCI-X Hub provides a 16-bit connection to the MCH for high­performance IO capability and two 64-bit PCI-X interfaces.
1-3 Special Features
ATI Graphics Controller
The X5DPR-TG2+ has an integrated ATI video controller based on the Rage XL graphics chip. The Rage XL fully supports sideband addressing and AGP texturing. This onboard graphics package can provide a bandwidth of up to 512 MB/sec over a 32-bit graphics memory bus.
Recovery from AC Power Loss
BIOS provides a setting for you to determine how the system will respond when AC power is lost and then restored to the system. You can choose for the system to remain powered off (in which case you must hit the power switch to turn it back on) or for it to automatically return to a power­on state. See the Power Lost Control setting in the Advanced BIOS Setup section (Peripheral Device Configuration) to change this setting. The de­fault setting is Always On.
Page 16
1-10
Introduction
SUPER X5DPR-TG2+ User's Manual
1-4 PC Health Monitoring
This section describes the PC health monitoring features of the SUPER X5DPR-TG2+. All have an onboard System Hardware Monitor chip that sup­ports PC health monitoring.
Onboard Voltage Monitors for the CPU Cores, Chipset Voltage, +3.3V, +5V, +12V and +3.3V Standby
An onboard voltage monitor will scan these voltages continuously. Once a voltage becomes unstable, a warning is given or an error message is sent to the screen. Users can adjust the voltage thresholds to define the sensitivity of the voltage monitor.
Fan Status Monitor with Firmware/Software On/Off Control
The PC health monitor can check the RPM status of the cooling fans. The onboard 3-pin CPU and chassis fans are controlled by the power manage­ment functions. The thermal fan is controlled by the overheat detection logic.
Environmental Temperature Control
The thermal control sensor monitors the CPU temperature in real time and will turn on the thermal control fan whenever the CPU temperature exceeds a user-defined threshold. The overheat circuitry runs independently from the CPU. It can continue to monitor for overheat conditions even when the CPU is in sleep mode. Once it detects that the CPU temperature is too high, it will automatically turn on the thermal control fan to prevent any overheat damage to the CPU. The onboard chassis thermal circuitry can monitor the overall system temperature and alert users when the chassis temperature is too high.
CPU Fan Auto-Off in Sleep Mode
The CPU fan activates when the power is turned on. It continues to operate when the system enters Standby mode. When in sleep mode, the CPU will not run at full power, thereby generating less heat.
Page 17
Chapter 1: Introduction
1-11
Introduction
CPU Overheat LED and Control
This feature is available when the user enables the CPU overheat warning function in the BIOS. This allows the user to define an overheat tempera­ture. When this temperature is exceeded, both the overheat fan and the warning LED are triggered.
System Resource Alert
This feature is available when used with Intel's LANDesk Client Manager (optional). LDCM is used to notify the user of certain system events. For example, if the system is running low on virtual memory and there is insuf­ficient hard drive space for saving the data, you can be alerted of the potential problem.
Auto-Switching Voltage Regulator for the CPU Core
The auto-switching voltage regulator for the CPU core can support up to 20A current and auto-sense voltage IDs ranging from 1.4V to 3.5V. This will allow the regulator to run cooler and thus make the system more stable.
1-5 ACPI Features
ACPI stands for Advanced Configuration and Power Interface. The ACPI specification defines a flexible and abstract hardware interface that pro­vides a standard way to integrate power management features throughout a PC system, including its hardware, operating system and application soft­ware. This enables the system to automatically turn on and off peripherals such as CD-ROMs, network cards, hard disk drives and printers. This also includes consumer devices connected to the PC such as VCRs, TVs, tele­phones and stereos.
In addition to enabling operating system-directed power management, ACPI provides a generic system event mechanism for Plug and Play and an oper­ating system-independent interface for configuration control. ACPI lever­ages the Plug and Play BIOS data structures while providing a processor architecture-independent implementation that is compatible with both Win­dows 2000 and Windows NT 5.0.
Page 18
1-12
Introduction
SUPER X5DPR-TG2+ User's Manual
Microsoft OnNow
The OnNow design initiative is a comprehensive, system-wide approach to system and device power control. OnNow is a term for a PC that is always on but appears to be off and responds immediately to user or other re­quests.
Slow Blinking LED for Suspend-State Indicator
When the CPU goes into a suspend state, the chassis power LED will start blinking to indicate that the CPU is in suspend mode. When the user presses any key, the CPU will wake-up and the LED will automatically stop blinking and remain on.
Main Switch Override Mechanism
When an ATX power supply is used, the power button can function as a system suspend button to make the system enter a SoftOff state. The monitor will be suspended and the hard drive will spin down. Depressing the power button again will cause the whole system to wake-up. During the SoftOff state, the ATX power supply provides power to keep the re­quired circuitry in the system alive. In case the system malfunctions and you want to turn off the power, just depress and hold the power button for 4 seconds. This option can be set in the Power section of the BIOS Setup routine.
External Modem Ring-On
Wake-up events can be triggered by a device such as the external modem ringing when the system is in the SoftOff state. Note that external modem ring-on can only be used with an ATX 2.01 (or above) compliant power supply.
Wake-On-LAN (WOL)
Wake-On-LAN is defined as the ability of a management application to re­motely power up a computer that is powered off. Remote PC setup, up­dates and asset tracking can occur after hours and on weekends so that daily LAN traffic is kept to a minimum and users are not interrupted. The motherboards have a 3-pin header (WOL) to connect to the 3-pin header on
Page 19
Chapter 1: Introduction
1-13
Introduction
a Network Interface Card (NIC) that has WOL capability. Wake-On-LAN must be enabled in BIOS. Note that Wake-On-Lan can only be used with an ATX 2.01 (or above) compliant power supply.
1-6 Power Supply
As with all computer products, a stable power source is necessary for proper and reliable operation. It is even more important for processors that have high CPU clock rates.
The SUPER X5DPR-TG2+ accommodates ATX power supplies. Although most power supplies generally meet the specifications required by the CPU, some are inadequate. You should use one that will supply at least 400W of power and includes the additional +12V, 8-pin power connector - an even higher wattage power supply is recommended for high-load configurations. Also your power supply must supply 1.5A for LAN1 and LAN2.
NOTE: Auxiliary 12v power (J15) is necessary to support Intel Xeon CPUs. Failure to provide this extra power will result in the CPUs becoming unstable after only a few minutes of operation. See Section 2-5 for details on connecting the power supply cables.
It is strongly recommended that you use a high quality power supply that meets ATX power supply Specification 2.02 or above. Additionally, in ar­eas where noisy power transmission is present, you may choose to install a line filter to shield the computer from noise. It is recommended that you also install a power surge protector to help avoid problems caused by power surges.
1-7 Super I/O
The disk drive adapter functions of the Super I/O chip include a floppy disk drive controller that is compatible with industry standard 82077/765, a data separator, write pre-compensation circuitry, decode logic, data rate selec­tion, a clock generator, drive interface control logic and interrupt and DMA logic. The wide range of functions integrated onto the Super I/O greatly reduces the number of components required for interfacing with floppy disk drives. The Super I/O supports 360 K, 720 K, 1.2 M, 1.44 M or 2.88 M disk drives and data transfer rates of 250 Kb/s, 500 Kb/s or 1 Mb/s. It also provides two high-speed, 16550 compatible serial communication ports
Page 20
1-14
Introduction
SUPER X5DPR-TG2+ User's Manual
(UARTs), one of which supports serial infrared communication. Each UART includes a 16-byte send/receive FIFO, a programmable baud rate generator, complete modem control capability and a processor interrupt system. Each UART includes a 16-byte send/receive FIFO, a programmable baud rate generator, complete modem control capability and a processor interrupt system. Both UARTs provide legacy speed with baud rate of up to 115.2 Kbps as well as an advanced speed with baud rates of 250 K, 500 K, or 1 Mb/s, which support higher speed modems.
The Super I/O supports one PC-compatible printer port (SPP), Bi-directional Printer Port (BPP) , Enhanced Parallel Port (EPP) or Extended Capabilities Port (ECP).
The Super I/O provides functions that comply with ACPI (Advanced Con­figuration and Power Interface), which includes support of legacy and ACPI power management through an SMI or SCI function pin. It also features auto power management to reduce power consumption.
The IRQs, DMAs and I/O space resources of the Super I/O can flexibly adjust to meet ISA PnP requirements, which support ACPI and APM (Ad­vanced Power Management).
Page 21
Chapter 2: Installation
2-1
Chapter 2
Installation
2-1 Static-Sensitive Devices
Electric-Static-Discharge (ESD) can damage electronic components. To pre­vent damage to your system board, it is important to handle it very carefully. The following measures are generally sufficient to protect your equipment from ESD.
Precautions
• Use a grounded wrist strap designed to prevent static discharge.
• Touch a grounded metal object before removing the board from the anti­static bag.
• Handle the board by its edges only; do not touch its components, periph­eral chips, memory modules or gold contacts.
• When handling chips or modules, avoid touching their pins.
• Put the motherboard and peripherals back into their antistatic bags when not in use.
• For grounding purposes, make sure your computer chassis provides ex­cellent conductivity between the power supply, the case, the mounting fasteners and the motherboard.
Unpacking
The motherboard is shipped in antistatic packaging to avoid static damage. When unpacking the board, make sure the person handling it is static protected.
Page 22
2-2
SUPER X5DPR-TG2+ User's Manual
IMPORTANT: Always connect the power cord last and always remove it before adding, removing or changing any hardware components. Make sure that you install the processor into the CPU socket before you install the CPU heat sink.
2-2 PGA Processor and Heatsink Installation
1. Locate the following components, which are included in the shipping package.
Retention brackets
(2)
Clips (2)
Screws* (4)
*These screws are for mounting the motherboard to the back panel of a chassis that has four mounting holes (as shown on right).
White pegs (4)
2. Insert the white pegs into the black anchors. Do not force the white pegs all the way in - only about 1/3 of the way into the black anchors.
3. Place a retention bracket in the proper position and secure it by pressing pegs into two of the retention holes until you hear a *click*. The clicking sound indicates that the peg is locked and secured.
Two pegs in position
One retention bracket in position
Black anchors (4)
For chassis that do not have four mounting holes, use the anchor/peg assemblies:
Anchor/peg assemblies
When handling the processor package, avoid placing direct pressure on the label area of the fan. Also, do not place the motherboard on a conductive surface, which can damage the BIOS battery and prevent the system from booting up.
!
Page 23
Chapter 2: Installation
2-3
5. Lift the lever on the CPU socket:
lift the lever completely or you will damage the CPU socket when power is applied. (Install CPU1 first.)
Socket lever
6. Install the CPU in the socket. Make sure
that pin 1 of the CPU is seated on pin 1 of the socket (both corners are marked). When using only one CPU, install it into CPU socket #1 (CPU socket #2 is automatically disabled if only one CPU is used).
Pin 1
7. Press the lever down until
you hear it *click* into the locked position.
4. Secure the other retention
bracket into position by repeating Step 3.
8. Apply the proper amount of thermal
glue to the CPU die and place the heatsink and fan on top of the CPU.
Heatsink
9. Secure the heatsink by locking the
retention clips into their proper position.
10. Connect the three wires of
the CPU fan to the respective CPU fan connector.
CPU fan connector
CPU fan wires
Retention clip
Fan
Page 24
2-4
SUPER X5DPR-TG2+ User's Manual
Figure 2-1. PGA604 Socket: Empty and with Processor Installed
Mounting the Motherboard in the Chassis
All motherboards have standard mounting holes to fit different types of chassis. Make sure the location of all the mounting holes for both the motherboard and the chassis match. Although a chassis may have both plastic and metal mounting fasteners, metal ones are highly recommended because they ground the motherboard to the chassis. Make sure the metal standoffs click in or are screwed in tightly. Then use a screwdriver to secure the motherboard onto the motherboard tray.
Warning! Make
sure you lift the lever completely when installing the CPU. If the lever is only partly raised, damage to the socket or CPU may result.
Pin 1
Lever
Processor
(installed)
Notched Corner
!
IMPORTANT! Please note that special, new silver heatsink retention clips must be used with all Xeon 533 MHz FSB (front side bus) 604-pin processors. These new retention clips have “604P” clearly marked on them. Using the old clips will not keep the proper amount of pressure applied and may cause the processor to overheat. You should not use these new retention clips with Xeon 400 MHz FSB processors (even if the CPU socket is 604-pin) as they will too tight and damage the CPU socket.
Page 25
Chapter 2: Installation
2-5
Figure 2-2. Installing and Removing DIMMs
To Install:
Insert module vertically and press down until it snaps into place. Pay attention to the alignment notch at the bottom.
2-3 Installing DIMMs
Note: Check the Supermicro web site for recommended memory modules:
http://www.supermicro.com/TECHSUPPORT/FAQs/Memory_vendors.htm
CAUTION
Exercise extreme care when installing or removing DIMM
modules to prevent any possible damage. Also note that the
memory is interleaved to improve performance (see step 1).
DIMM Installation (See Figure 2-2)
1. Insert the desired number of DIMMs into the memory slots, starting with
Bank 1. The memory scheme is interleaved so you must install two modules at a time, beginning with Bank 1, then Bank 2, and so on.
2. Insert each DIMM module vertically into its slot. Pay attention to the
notch along the bottom of the module to prevent inserting the DIMM module incorrectly.
3. Gently press down on the DIMM module until it snaps into place in the
slot. Repeat for all modules (see step 1 above).
Memory Support
The X5DPR-TG2+ only supports ECC registered DDR-266/200 MHz SDRAM memory. If you are using 533 MHz front side bus processors(s), you must use DDR-266 SDRAM. If you are using 400 MHz front side bus processors(s), you may use either DDR-266 or DDR-200 SDRAM.
Page 26
2-6
SUPER X5DPR-TG2+ User's Manual
To Remove:
Use your thumbs to gently push near the edge of both ends of the module. This should release it from the slot.
2-4 I/OPorts/Control Panel Connectors
The I/O ports are color coded in conformance with the PC 99 specification. See Figure 2-3 below for the colors and locations of the various I/O ports.
Figure 2-3. I/O Port Locations and Definitions
Notes: COM2 is a header located on the motherboard - see the motherboard
layout pages in Chapter 1 for location.
Page 27
Chapter 2: Installation
2-7
Front Control Panel
JF2 contains header pins for various buttons and indicators that are nor­mally located on a control panel at the front of the chassis. These connec­tors are designed specifically for use with Supermicro server chassis. See Figure 2-4 for the descriptions of the various control panel buttons and LED indicators. Refer to the following section for descriptions and pin defini­tions.
Figure 2-4. JF2 Header Pins
Pow er Button
Overheat LED
19
NIC1 LED
Reset Button
20
Power Fail LED
NIC2 LED
HDD LED
Pow er LED
Vcc
Vcc
Vcc
Vcc
Vcc
Ground
12
Vcc
X
NMI
Ground
Ground
X
ATX20 POWER
CPU1
CPU2
DIMM #3A
JP8
DIMM #3B
DIMM #2B
DIMM #2A
BANK 3
BANK 2
MouseJ29
USB0/1
COM1
JLAN2
VGA
JLAN1
MCH
Rage XL
ICH3
CHS FAN3
P64H2
BATTERY
IDE #1
IDE #2
FLOPPY
WOL
JP24
JD4
PCIX #1
SXB
PCIX #2
JP4
JP7
SUPER X5DPR-TG2+
OHLED
JD1
WOR
DIMM #1B
DIMM #1A
BANK 1
JP36
JP9
JP38
J10, J11
J8
J17
J18
Pin1
VGA Enable
Pin1
LAN Enable
GLAN Controller
82546EB
PCIX/PCI Bus Controller
PCI Graphics Controller
SMB
Pin1
JP35
Keylock Pin1
BIOS
South Bridge
JP11
Pin1
IPMI
Super I/O
LAN 1
LAN 2
®
FSB Speeds
Pin1
SATA ACT LED
JP37WD
JP12 IR/CIR
JP27
USB2
JPS1
JPS2
JL1
PWR LED
Speaker
Chas. Intrusion
JBT1
Clear CMOS
FPUSB0/1
Pin1
SATA2 Ctrl
SATA1 Ctrl
SATA0
SATA1
SATA2
SATA3
COM2
J3
J2
J26
J0H1
JP2
3rd PS Alarm
3rd PS Reset
CPU1Chassis FAN
PWR Fault
JP16
Pin1
Pin1
CPU2Chassis FAN
JF2
SPEAKER
JP12
Page 28
2-8
SUPER X5DPR-TG2+ User's Manual
2-5 Connecting Cables
ATX Power Connection
The X5DPR-TG2 (J16) has A 20­pin connector. See the tables on the right for pin definitions.
Pins
1 thru 4 5 thru 8
Defin i tio n
Ground
+12v
8-Pin +12v Power Supply
Connector (J15)
ATX Power Supply 20-pin Connector (J16)
Pin Number Definition 11 +3.3V 12 -12V 13 COM 14 PS_ON 15 COM 16 COM 17 COM 18 -5V 19 +5V 20 +5V
Pin Number Definition 1 +3.3V 2 +3.3V 3 COM 4 +5V 5 COM 6 +5V 7 COM 8 PW-OK 9 5VSB 10 +12V
PWR_SEC Connection
In addition to the Primary ATX power connector (above), the Secondary 12v 8-pin J15 connec­tor must also be connected to your power supply. See the table on the right for pin definitions.
J15 1(2V PWR)
J16 (ATX PWR)
J15
JP8
JP36
JP9
PWR Fault
JP16
Pin1
Pin1
ATX20 POWER
CPU1
CPU2
J15
DIMM #3A
JP8
DIMM #3B
DIMM #2B
DIMM #2A
BANK 3
BANK 2
Mouse
J28
Keyboard
J29
USB0/1
COM1
JLAN2
VGA
JLAN1
MCH
Rage XL
ICH3
CHS FAN3
P64H2
BATTERY
IDE #1
IDE #2
FLOPPY
WOL
JP24
JD4
PCIX #1
SXB
PCIX #2
JP4
JP7
SUPER X5DPR-TG2+
OHLED
JD1
WOR
DIMM #1B
DIMM #1A
BANK 1
JP36
JP9
JP38
J10, J11
J8
J17
J18
Pin1
VGA Enable
Pin1
LAN Enable
GLAN Controller
82546EB
PCIX/PCI Bus Controller
PCI Graphics Controller
SMB
Pin1
JP35
Keylock Pin1
BIOS
South Bridge
JP11
Pin1
IPMI
Super I/O
LAN 1
LAN 2
®
FSB Speeds
Pin1
SATA ACT LED
JP37WD
JP12 IR/CIR
JP27
USB2
JPS1
JPS2
JL1
PWR LED
Speaker
Chas. Intrusion
JBT1
Clear CMOS
FPUSB0/1
Pin1
SATA2 Ctrl
SATA1 Ctrl
SATA0
SATA1
SATA2
SATA3
COM2
J3
J2
J26
J
0
H
1
JP2
3rd PS Alarm
3rd PS Reset
CPU1Chassis FAN
PWR Fault
JP16
12V PWR
Pin1
Pin1
CPU2Chassis FAN
JF2
SPEAKER
JP12
Page 29
Chapter 2: Installation
2-9
ATX20 POWER
CPU1
CPU2
J15
DIMM #3A
JP8
DIMM #3B
DIMM #2B
DIMM #2A
BANK 3
BANK 2
Mouse
J28
Keyboard
J29
USB0/1
COM1
JLAN2
VGA
JLAN1
MCH
Rage XL
ICH3
CHS FAN3
P64H2
BATTERY
IDE #1
IDE #2
FLOPPY
WOL
JP24
JD4
PCIX #1
SXB
PCIX #2
JP4
JP7
SUPER X5DPR-TG2+
OHLED
JD1
WOR
DIMM #1B
DIMM #1A
BANK 1
JP36
JP9
JP38
J10, J11
J8
J17
J18
Pin1
VGA Enable
Pin1
LAN Enable
GLAN Controller
82546EB
PCIX/PCI Bus Controller
PCI Graphics Controller
SMB
Pin1
JP35
Keylock Pin1
BIOS
South Bridge
JP11
Pin1
IPMI
Super I/O
LAN 1
LAN 2
®
FSB Speeds
Pin1
SATA ACT LED
JP37WD
JP12
IR/CIR
JP27
USB2
JPS1
JPS2
JL1
PWR LED
Speaker
Chas. Intrusion
JBT1
Clear
CMOS
FPUSB0/1
Pin1
SATA2 Ctrl
SATA1 Ctrl
SATA0
SATA1
SATA2
SATA3
COM2
J3
J2
J26
J
0
H
1
JP2
3rd PS Alarm
3rd PS Reset
CPU1Chassis FAN
PWR Fault
JP16
12V PWR
Pin1
Pin1
CPU2Chassis FAN
JF2
SPEAKER
JP12
Power LED
The Power LED connection is lo­cated on pins 15 and 16 of JF2. Refer to the table on the right for pin definitions.
NMI Button
The non-maskable interrupt button header is located on pins 19 and 20 of JF2. Refer to the table on the right for pin definitions.
Pin
Number
19 20
Defin itio n
Control
Ground
NMI Button Pin
Definitions (J F 2)
Pin
Number
15 16
Defin iti o n
Vcc
Control
PWR_LED Pin Definiti
ons
(JF2)
JF2 (Front Con­trol Panel)
Power Button
Overheat LED
1
NIC1 LED
Reset Button
2
Power Fail LED
NIC2 LED
HDD LED
Power LED
Reset
Pwr
Vcc
Vcc
Vcc
Vcc
Vcc
Ground
Ground
1920
Vcc
X
Ground
NMI
X
HDD LED
The HDD LED connection is located on pins 13 and 14 of JF2. Attach the IDE hard drive LED cable to these pins to display disk activity. Refer to the table on the right for pin definitions.
HDD LED Pin
Definition s
(JF2 )
Pin
Number
13 14
Defin i tio n
Vcc
HD Active
Page 30
2-10
SUPER X5DPR-TG2+ User's Manual
Overheat LED (OH)
Connect an LED to the OH connec­tion on pins 7 and 8 of JF2 to pro­vide advanced warning of chassis overheating. Refer to the table on the right for pin definitions.
Overheat (OH) LED
Pin Definitions
(JF2)
Pin
Number
7 8
Defin i ti o n
Vcc
GND
NIC2 LED
The NIC2 (Network Interface Con­troller) LED connection is located on pins 9 and 10 of JF2. Attach the NIC2 LED cable to display net­work activity. Refer to the table on the right for pin definitions.
NIC1 LED
The NIC1 (Network Interface Con­troller) LED connection is located on pins 11 and 12 of JF2. Attach the NIC1 LED cable to display net­work activity. Refer to the table on the right for pin definitions.
NIC1 LED Pin
Definition s
(JF2 )
Pin
Number
11 12
Defin i tio n
Vcc
GND
NIC2 LED Pin
Definition s
(JF2 )
Pin
Number
9
10
Defin i tio n
Vcc
GND
JF2 (Front Control Panel)
CPU1
CPU2
J15
DIMM #3A
JP8
JF2
FAN1
DIMM #3B
DIMM #2B
DIMM #2A
BANK 3
BANK 2
Mouse
J28
Keyboard
J29
USB0/1
COM1
JLAN2
VGA
JLAN1
MCH
Rage XL
ICH3
CHS FAN3
P64H2
BATTERY
IDE #1
IDE #2
FLOPPY
WOL
JP24
JD4
PCIX #1
SXB
PCIX #2
JP4
JP7
SUPER X5DPR-TG2+
OHLED
JD1
WOR
DIMM #1B
DIMM #1A
BANK 1
JP36
JP9
JP38
J10, J11
J8
J17
J18
Pin1
VGA Enable
Pin1
LAN Enable
GLAN Controller
82546EB
PCIX/PCI Bus Controller
PCI Graphics Controller
SMB
JP23
IPMB
Pin1 Pin1
JP35
Keylock Pin1
BIOS
Pin1
Pin1
JP14
JP13
JP15
Pin1
South Bridge
JP11
Pin1
IPMI
Super I/O
LAN 1
LAN 2
®
FSB Speeds
Pin1
SATA ACT LED
USB1
JP37WD
JP12 IR/CIR
JP27
USB2
JPS2
JPS1
JL1
PWR LED
Speaker
Chas. Intrusion
JBT1
Clear
CMOS
FPUSB0/1
Pin1
SATA2 Ctrl
SATA1 Ctrl
SATA0
SATA1
SATA2
SATA3
COM2
J3
J26
J
0
H
1
JP2
FAN2
CPU Chassis FAN
PWR Fault
JP16
Pin1
Pin1
Pow er Button
Overheat LED
19
NIC1 LED
Reset Button
20
Power Fail LED
NIC2 LED
HDD LED
Pow er LED
Vcc
Vcc
Vcc
Vcc
Vcc
Ground
12
Vcc
X
NMI
Ground
Ground
X
Page 31
Chapter 2: Installation
2-11
ATX20 POWER
CPU1
CPU2
J15
DIMM #3A
JP8
DIMM #3B
DIMM #2B
DIMM #2A
BANK 3
BANK 2
Mouse
J28
Keyboard
J29
USB0/1
COM1
JLAN2
VGA
JLAN1
MCH
Rage XL
ICH3
CHS FAN3
P64H2
BATTERY
IDE #1
IDE #2
FLOPPY
WOL
JP24
JD4
PCIX #1
SXB
PCIX #2
JP4
JP7
SUPER X5DPR-TG2+
OHLED
JD1
WOR
DIMM #1B
DIMM #1A
BANK 1
JP36
JP9
JP38
J10, J11
J8
J17
J18
Pin1
VGA Enable
Pin1
LAN Enable
GLAN Controller
82546EB
PCIX/PCI Bus Controller
PCI Graphics Controller
SMB
Pin1
JP35
Keylock Pin1
BIOS
South BridgeJP11
Pin1
IPMI
Super I/O
LAN 1
LAN 2
®
FSB Speeds
Pin1
SATA ACT LED
JP37WD
JP12
IR/CIR
JP27
USB2
JPS1
JPS2
JL1
PWR LED
Speaker
Chas. Intrusion
JBT1
Clear
CMOS
FPUSB0/1
Pin1
SATA2 Ctrl
SATA1 Ctrl
SATA0
SATA1
SATA2
SATA3
COM2
J3
J2
J26
J
0
H
1
JP2
3rd PS Alarm
3rd PS Reset
CPU1Chassis FAN
PWR Fault
JP16
12V PWR
Pin1
Pin1
CPU2Chassis FAN
JF2
SPEAKER
JP12
Reset Button
The Reset Button connection is lo­cated on pins 3 and 4 of JF2. At­tach it to the hardware reset switch on the computer case. Refer to the table on the right for pin definitions.
Pin
Number
3 4
Defin i tio n
Reset
Ground
Reset Pin
Definitions
(JF2 )
Power Fail LED
The Power Fail LED connection is located on pins 5 and 6 of JF2. Refer to the table on the right for pin definitions.
Po w e r Fail L E D Pin Definitions
(JF2)
Pin
Number
5 6
Defin i ti o n
Vcc
GND
JF2 (Front Con­trol Panel)
Power Button
The Power Button connection is located on pins 1 and 2 of JF2. Momentarily contacting both pins will power on/off the system. This button can also be configured to function as a suspend button (see the Power Button Mode setting in BIOS). To turn off the power when set to suspend mode, de­press the button for at least 4 seconds. Refer to the table on the right for pin definitions.
Pin
Number
1 2
Defin i ti o n
PW _ON
Ground
Pow e r B utton
Connector
Pin Definitions
(JF2)
Pow er Button
Overheat LED
19
NIC1 LED
Reset Button
20
Power Fail LED
NIC2 LED
HDD LED
Pow er LED
Vcc
Vcc
Vcc
Vcc
Vcc
Ground
12
Vcc
X
NMI
Ground
Ground
X
Page 32
2-12
SUPER X5DPR-TG2+ User's Manual
ATX20 POWER
CPU1
CPU2
J15
DIMM #3A
JP8
DIMM #3B
DIMM #2B
DIMM #2A
BANK 3
BANK 2
Mouse
J28
Keyboard
J29
USB0/1
COM1
JLAN2
VGA
JLAN1
MCH
Rage XL
ICH3
CHS FAN3
P64H2
BATTERY
IDE #1
IDE #2
FLOPPY
WOL
JP24
JD4
PCIX #1
SXB
PCIX #2
JP4
JP7
SUPER X5DPR-TG2+
OHLED
JD1
WOR
DIMM #1B
DIMM #1A
BANK 1
JP36
JP9
JP38
J10, J11
J8
J17
J18
Pin1
VGA Enable
Pin1
LAN Enable
GLAN Controller
82546EB
PCIX/PCI Bus Controller
PCI Graphics Controller
SMB
Pin1
JP35
Keylock Pin1
BIOS
South Bridge
JP11
Pin1
IPMI
Super I/O
LAN 1
LAN 2
®
FSB Speeds
Pin1
SATA ACT LED
JP37WD
JP12 IR/CIR
JP27
USB2
JPS1
JPS2
JL1
PWR LED
Speaker
Chas. Intrusion
JBT1
Clear
CMOS
FPUSB0/1
Pin1
SATA2 Ctrl
SATA1 Ctrl
SATA0
SATA1
SATA2
SATA3
COM2
J3
J2
J26
J
0
H
1
JP2
3rd PS Alarm
3rd PS Reset
CPU1Chassis FAN
PWR Fault
JP16
12V PWR
Pin1
Pin1
CPU2Chassis FAN
JF2
SPEAKER
JP12
Universal Serial Bus (USB0/1-Back Panel)
Two Universal Serial Bus ports are located beside the PS/2 key­board/mouse ports. USB0(J10) is the bottom connector and USB(J11) is the top connector. See the table on the right for pin definitions.
Universal Serial Bus Pin Definitions
Pin Number Definition 1+5V 2P0­ 3P0+ 4 Ground 5 N /A
Pin Number Definition 1+5V 2P0­ 3P0+ 4 Ground 5Key
USB0
USB1
Chassis Intrusion
A Chassis Intrusion header is lo­cated at JL1. Attach the appropri­ate cable to inform you of a chas­sis intrusion.
J10,J11(USB0/1)
JL1 (Ch Intrusion)
Page 33
Chapter 2: Installation
2-13
ATX20 POWER
CPU1
CPU2
J15
DIMM #3A
JP8
DIMM #3B
DIMM #2B
DIMM #2A
BANK 3
BANK 2
Mouse
J28
Keyboard
J29
USB0/1
COM1
JLAN2
VGA
JLAN1
MCH
Rage XL
ICH3
CHS FAN3
P64H2
BATTERY
IDE #1
IDE #2
FLOPPY
WOL
JP24
JD4
PCIX #1
SXB
PCIX #2
JP4
JP7
SUPER X5DPR-TG2+
OHLED
JD1
WOR
DIMM #1B
DIMM #1A
BANK 1
JP36
JP9
JP38
J10, J11
J8
J17
J18
Pin1
VGA Enable
Pin1
LAN Enable
GLAN Controller
82546EB
PCIX/PCI Bus Controller
PCI Graphics Controller
SMB
Pin1
JP35
Keylock Pin1
BIOS
South Bridge
JP11
Pin1
IPMI
Super I/O
LAN 1
LAN 2
®
FSB Speeds
Pin1
SATA ACT LED
JP37WD
JP12
IR/CIR
JP27
USB2
JPS1
JPS2
JL1
PWR LED
Speaker
Chas. Intrusion
JBT1
Clear CMOS
FPUSB0/1
Pin1
SATA2 Ctrl
SATA1 Ctrl
SATA0
SATA1
SATA2
SATA3
COM2
J3
J2
J26
J
0
H
1
JP2
3rd PS Alarm
3rd PS Reset
CPU1Chassis FAN
PWR Fault
JP16
12V PWR
Pin1
Pin1
CPU2Chassis FAN
JF2
SPEAKER
JP12
Extra Universal Serial Bus Headers
Extra USB headersFPUSB0/ FPUSB1 on the X5DPR-TG2+. These headers can be used for front side USB access. You will need a USB cable (not included) to use either connection. Refer to the tables on the right for pin defi­nitions. An additional header (USB2) designated J27 is also pro­vided on the X5DPR-TG2+.
Pin
Number
2 4 6 8
10
Defin i tio n
Power
­+
Ground
Key
USB2 Pin
Definitions (J13)
Pin
Number
1 3 5 7 9
Defin i tio n
Power
­+
Ground
Key
USB3 Pin
Definitions (J14)
Front Panel USB (0/1) and USB 2 Pi n
Definitions
Pin Number Definition 1+5V 2P0­ 3P0+ 4 Ground 5 N/A
Pin Number Definition 1+5V 2P0­ 3P0+ 4 Ground 5Key
USB2/FPUSB0
FPUSB1
Serial Ports
The COM (J8) serial port is located under the parallel port (see Figure 2-3). See the table on the right for pin definitions. The COM2 (J26) connector is a header on the moth­erboard
Serial Port Pin Definitions
(COM 1 , C O M 2 )
Pin Number Definition 1 C D 2 R D 3 TD 4 DT R 5 Ground
Pin Number Definition 6 DSR 7 R T S 8 C T S 9 R I 10 NC
J8(COM 1)
(J10, J11) FPUSB0/1
J26(COM 2)
Page 34
2-14
SUPER X5DPR-TG2+ User's Manual
ATX20 POWER
CPU1
CPU2
J15
DIMM #3A
JP8
DIMM #3B
DIMM #2B
DIMM #2A
BANK 3
BANK 2
Mouse
J28
Keyboard
J29
USB0/1
COM1
JLAN2
VGA
JLAN1
MCH
Rage XL
ICH3
CHS FAN3
P64H2
BATTERY
IDE #1
IDE #2
FLOPPY
WOL
JP24
JD4
PCIX #1
SXB
PCIX #2
JP4
JP7
SUPER X5DPR-TG2+
OHLED
JD1
WOR
DIMM #1B
DIMM #1A
BANK 1
JP36
JP9
JP38
J10, J11
J8
J17
J18
Pin1
VGA Enable
Pin1
LAN Enable
GLAN Controller
82546EB
PCIX/PCI Bus Controller
PCI Graphics Controller
SMB
Pin1
JP35
Keylock Pin1
BIOS
South Bridge
JP11
Pin1
IPMI
Super I/O
LAN 1
LAN 2
®
FSB Speeds
Pin1
SATA ACT LED
JP37WD
JP12 IR/CIR
JP27
USB2
JPS1
JPS2
JL1
PWR LED
Speaker
Chas. Intrusion
JBT1
Clear CMOS
FPUSB0/1
Pin1
SATA2 Ctrl
SATA1 Ctrl
SATA0
SATA1
SATA2
SATA3
COM2
J3
J2
J26
J
0
H
1
JP2
3rd PS Alarm
3rd PS Reset
CPU1Chassis FAN
PWR Fault
JP16
12V PWR
Pin1
Pin1
CPU2Chassis FAN
JF2
SPEAKER
JP12
Fan Header Pin Definitions
Pin
Number
1 2 3
Defin i tion
Ground (black)
+12V (red)
Tachometer
Caution: These fan headers are DC power.
Fan Headers
The X5DPR-TG2+ has 3 CPU and chassis fan headers. Designa­tions include CPU1 Chassis Fan, CPU2 Chassis Fan, and Chassis Fan 3. See the table on the right for pin definitions.
GLAN1/2 (Ethernet Ports)
Two Ethernet ports (designated GLAN1 and GLAN2) are located beside the VGA port on the IO backplane. These ports accept RJ45 type cables.
Note: Pin 10 is included on the header but not on the port.
GLAN1/GLAN2
CPU1,2 Chassis Fans
Chassis FAN3
Page 35
Chapter 2: Installation
2-15
ATX20 POWER
CPU1
CPU2
J15
DIMM #3A
JP8
DIMM #3B
DIMM #2B
DIMM #2A
BANK 3
BANK 2
Mouse
J28
Keyboard
J29
USB0/1
COM1
JLAN2
VGA
JLAN1
MCH
Rage XL
ICH3
CHS FAN3
P64H2
BATTERY
IDE #1
IDE #2
FLOPPY
WOL
JP24
JD4
PCIX #1
SXB
PCIX #2
JP4
JP7
SUPER X5DPR-TG2+
OHLED
JD1
WOR
DIMM #1B
DIMM #1A
BANK 1
JP36
JP9
JP38
J10, J11
J8
J17
J18
Pin1
VGA Enable
Pin1
LAN Enable
GLAN Controller
82546EB
PCIX/PCI Bus Controller
PCI Graphics Controller
SMB
Pin1
JP35
Keylock Pin1
BIOS
South Bridge
JP11
Pin1
IPMI
Super I/O
LAN 1
LAN 2
®
FSB Speeds
Pin1
SATA ACT LED
JP37WD
JP12 IR/CIR
JP27
USB2
JPS1
JPS2
JL1
PWR LED
Speaker
Chas. Intrusion
JBT1
Clear CMOS
FPUSB0/1
Pin1
SATA2 Ctrl
SATA1 Ctrl
SATA0
SATA1
SATA2
SATA3
COM2
J3
J2
J26
J
0
H
1
JP2
3rd PS Alarm
3rd PS Reset
CPU1Chassis FAN
PWR Fault
JP16
12V PWR
Pin1
Pin1
CPU2Chassis FAN
JF2
SPEAKER
JP12
Third Power Supply Fail Header
Connect a cable from your power supply to the JP8 header to pro­vide warning of power supply fail­ure. This warning signal is passed through the PWR_LED pin on JF2 to indicate of a power fail­ure on the chassis. See the table on the right for pin definitions.
Third Power Supply Fail Header
Pin Definitio ns (JP 8 )
Pin
Number
1 2 3 4
Defi n itio n P/S 1 Fail Signal P/S 2 Fail Signal P/S 3 Fail Signal Rese t (from M B)
Note: This feature is only available when using redundant Supermicro power supplies.
Power LED/Speaker/NMI
On the JDI header, pins 1-3 are for a power LED, pins 4-7 are for the speaker and pins 8-9 are for the NMI connection. See the table on the right for speaker pin defini­tions. Note: The speaker connec­tor pins are for use with an exter­nal speaker. If you wish to use the onboard speaker, you should close pins 6-7 with a jumper.
Speaker Connector Pin
Definitions (J D 1)
Pin
Number
4 5 6 7
Function
+
Key
Defi n iti o n
Red wire, Speaker data
No connection
Key
Speaker data
PWR LED/SPKR
3rd PS Fail Header
Pow er Button
Overheat LED
19
NIC1 LED
Reset Button
20
Power Fail LED
NIC2 LED
HDD LED
Power LED
Vcc
Vcc
Vcc
Vcc
Vcc
Ground
12
Vcc
X
NMI
Ground
Ground
X
Page 36
2-16
SUPER X5DPR-TG2+ User's Manual
ATX20 POWER
CPU1
CPU2
J15
DIMM #3A
JP8
DIMM #3B
DIMM #2B
DIMM #2A
BANK 3
BANK 2
Mouse
J28
Keyboard
J29
USB0/1
COM1
JLAN2
VGA
JLAN1
MCH
Rage XL
ICH3
CHS FAN3
P64H2
BATTERY
IDE #1
IDE #2
FLOPPY
WOL
JP24
JD4
PCIX #1
SXB
PCIX #2
JP4
JP7
SUPER X5DPR-TG2+
OHLED
JD1
WOR
DIMM #1B
DIMM #1A
BANK 1
JP36
JP9
JP38
J10, J11
J8
J17
J18
Pin1
VGA Enable
Pin1
LAN Enable
GLAN Controller
82546EB
PCIX/PCI Bus Controller
PCI Graphics Controller
SMB
Pin1
JP35
Keylock Pin1
BIOS
South Bridge
JP11
Pin1
IPMI
Super I/O
LAN 1
LAN 2
®
FSB Speeds
Pin1
SATA ACT LED
JP37WD
JP12
JP27
USB2
JPS1
JPS2
JL1
PWR LED
Speaker
Chas. Intrusion
JBT1
Clear CMOS
FPUSB0/1
Pin1
SATA2 Ctrl
SATA1 Ctrl
SATA0
SATA1
SATA2
SATA3
COM2
J3
J2
J26
J
0
H
1
JP2
3rd PS Alarm
3rd PS Reset
CPU1Chassis FAN
PWR Fault
JP16
12V PWR
Pin1
Pin1
CPU2Chassis FAN
JF2
SPEAKER
JP12
Pin
Number
1 2 3
Defin itio n
+5V Standby
Ground
Wake-up
Wake-On-LAN Pin Definitions (WOL )
Wake-On-LAN
The Wake-On-LAN header is des­ignated WOL. See the table on the right for pin definitions. You must enable the LAN Wake-Up setting in BIOS to use this feature. You must also have a LAN card with a Wake-on-LAN connector and cable.
ATX PS/2 Keyboard and PS/2 Mouse Ports
The ATX PS/2 keyboard is located on J28, and PS/2 is located on J29. (See Figure 2-3 for the loca­tions of each.)
PS/2 Keyboard
and Mouse Port
Pin Definitions
(J28, J29)
Pin
Number
1 2 3 4 5 6
Definition
Data
NC
Ground
VCC
Clock
NC
Wake On LAN (WOL)
Keyboard (J28) & Mouse (J29)
Page 37
Chapter 2: Installation
2-17
ATX20 POWER
CPU1
CPU2
J15
DIMM #3A
JP8
DIMM #3B
DIMM #2B
DIMM #2A
BANK 3
BANK 2
Mouse
J28
Keyboard
J29
USB0/1
COM1
JLAN2
VGA
JLAN1
MCH
Rage XL
ICH3
CHS FAN3
P64H2
BATTERY
IDE #1
IDE #2
FLOPPY
WOL
JP24
JD4
PCIX #1
SXB
PCIX #2
JP4
JP7
SUPER X5DPR-TG2+
OHLED
JD1
WOR
DIMM #1B
DIMM #1A
BANK 1
JP36
JP9
JP38
J10, J11
J8
J17
J18
Pin1
VGA Enable
Pin1
LAN Enable
GLAN Controller
82546EB
PCIX/PCI Bus Controller
PCI Graphics Controller
SMB
Pin1
JP35
Keylock Pin1
BIOS
South Bridge
JP11
Pin1
IPMI
Super I/O
LAN 1
LAN 2
®
FSB Speeds
Pin1
SATA ACT LED
JP37WD
JP12 IR/CIR
JP27
USB2
JPS1
JPS2
JL1
PWR LED
Speaker
Chas. Intrusion
JBT1
Clear CMOS
FPUSB0/1
Pin1
SATA2 Ctrl
SATA1 Ctrl
SATA0
SATA1
SATA2
SATA3
COM2
J3
J2
J26
J0H
1
JP2
3rd PS Alarm
3rd PS Reset
CPU1Chassis FAN
PWR Fault
JP16
12V PWR
Pin1
Pin1
CPU2Chassis FAN
JF2
SPEAKER
JP12
Wake-On-Ring
The Wake-On-Ring header is des­ignated JWOR. This function al­lows your computer to receive and "wake-up" by an incoming call to the modem when in suspend state. See the table on the right for pin definitions. You must have a Wake-On-Ring card and cable to use this feature.
Wake-on-Ring
Pin Definitions
(JW O R)
Pin
Number
1 2
Defin i tio n
Ground
Wake-up
Keylock
The keyboard lock connection is lo­cated on JP35. Utilizing this header allows you to inhibit any actions made on the keyboard, effectively "locking" it.
Wake On Ring (WOR)
Keylock (JP35)
Page 38
2-18
SUPER X5DPR-TG2+ User's Manual
ATX20 POWER
CPU1
CPU2
J15
DIMM #3A
JP8
DIMM #3B
DIMM #2B
DIMM #2A
BANK 3
BANK 2
Mouse
J28
Keyboard
J29
USB0/1
COM1
JLAN2
VGA
JLAN1
MCH
Rage XL
ICH3
CHS FAN3
P64H2
BATTERY
IDE #1
IDE #2
FLOPPY
WOL
JP24
JD4
PCIX #1
SXB
PCIX #2
JP4
JP7
SUPER X5DPR-TG2+
OHLED
JD1
WOR
DIMM #1B
DIMM #1A
BANK 1
JP36
JP9
JP38
J10, J11
J8
J17
J18
Pin1
VGA Enable
Pin1
LAN Enable
GLAN Controller
82546EB
PCIX/PCI Bus Controller
PCI Graphics Controller
SMB
Pin1
JP35
Keylock Pin1
BIOS
South Bridge
JP11
Pin1
IPMI
Super I/O
LAN 1
LAN 2
®
FSB Speeds
Pin1
SATA ACT LED
JP37WD
JP12
IR/CIR
JP27
USB2
JPS1
JPS2
JL1
PWR LED
Speaker
Chas. Intrusion
JBT1
Clear CMOS
FPUSB0/1
Pin1
SATA2 Ctrl
SATA1 Ctrl
SATA0
SATA1
SATA2
SATA3
COM2
J3
J2
J26
J
0
H
1
JP2
3rd PS Alarm
3rd PS Reset
CPU1Chassis FAN
PWR Fault
JP16
12V PWR
Pin1
Pin1
CPU2Chassis FAN
JF2
SPEAKER
JP12
2-6 Jumper Settings
Explanation of Jumpers
To modify the operation of the motherboard, jumpers can be used to choose between optional settings. Jumpers create shorts between two pins to change the function of the connector. Pin 1 is identified with a square solder pad on the printed circuit board. See the motherboard layout pages for jumper locations. Note: On two pin jumpers, "Closed" means the jumper is on and "Open" means the jumper is off the pins.
Connector
Pins
Jumper
Cap
Setting
Pin 1-2 short
3 2 1
3 2 1
CMOS Clear
JBT1 is not literally a jumper but consists of two contact pads. To clear the contents of CMOS, short these pads together by touching them both with a metal conductor such as the head of a small screwdriver. For ATX power supplies, you must completely shut down the system and remove the AC power cord before clearing CMOS.
Clear CMOS (JBT1)
Page 39
Chapter 2: Installation
2-19
ATX20 POWER
CPU1
CPU2
J15
DIMM #3A
JP8
DIMM #3B
DIMM #2B
DIMM #2A
BANK 3
BANK 2
Mouse
J28
Keyboard
J29
USB0/1
COM1
JLAN2
VGA
JLAN1
MCH
Rage XL
ICH3
CHS FAN3
P64H2
BATTERY
IDE #1
IDE #2
FLOPPY
WOL
JP24
JD4
PCIX #1
SXB
PCIX #2
JP4
JP7
SUPER X5DPR-TG2+
OHLED
JD1
WOR
DIMM #1B
DIMM #1A
BANK 1
JP36
JP9
JP38
J10, J11
J8
J17
J18
Pin1
VGA Enable
Pin1
LAN Enable
GLAN Controller
82546EB
PCIX/PCI Bus Controller
PCI Graphics Controller
SMB
Pin1
JP35
Keylock Pin1
BIOS
South Bridge
JP11
Pin1
IPMI
Super I/O
LAN 1
LAN 2
®
FSB Speeds
Pin1
SATA ACT LED
JP37WD
JP12 IR/CIR
JP27
USB2
JPS1
JPS2
JL1
PWR LED
Speaker
Chas. Intrusion
JBT1
Clear
CMOS
FPUSB0/1
Pin1
SATA2 Ctrl
SATA1 Ctrl
SATA0
SATA1
SATA2
SATA3
COM2
J3
J2
J26
J0H1
JP2
3rd PS Alarm
3rd PS Reset
CPU1Chassis FAN
PWR Fault
JP16
12V PWR
Pin1
Pin1
CPU2Chassis FAN
JF2
SPEAKER
JP12
VGA Enable/Disable
JP4 allows you to enable or disable the VGA port. The default position is on pins 1 and 2 to enable VGA. See the table on the right for jumper settings.
Jumper
Position
1-2 2-3
Defin itio n
Enabled
Disabled
VGA E n a b le/Disable
Jump e r Setting s
(JP4)
GLAN Enable/Disable
Change the setting of jumper JD4 to enable or disable the onboard GLAN ports (GLAN1 and GLAN2) on the motherboard. See the table on the right for jumper settings. The default setting is enabled
Jumper
Position Pins 1-2 Pins 2-3
Defin i tion
Enabled
Disabled
GLAN
Enab le /Disab le
Jumper Settings
(JD 4)
Front Side Bus Speed
JP38 is used to set the system (front side) bus speed for the pro­cessors. It is best to keep this jumper set to Auto. This jumper is used together with the CPU Clock setting in BIOS. See the table on the right for jumper settings.
Jumper Position Pins 1-2 Pins 2-3
Open
Definition
Auto 400 MHz 533 Mhz
Front Side Bus Speed
Jumper Settings (JP38/39)
VGA Enable (JP4)
LAN Enable (JD4)
FSB Speeds (JP38)
Page 40
2-20
SUPER X5DPR-TG2+ User's Manual
ATX20 POWER
CPU1
CPU2
J15
DIMM #3A
JP8
DIMM #3B
DIMM #2B
DIMM #2A
BANK 3
BANK 2
Mouse
J28
Keyboard
J29
USB0/1
COM1
JLAN2
VGA
JLAN1
MCH
Rage XL
ICH3
CHS FAN3
P64H2
BATTERY
IDE #1
IDE #2
FLOPPY
WOL
JP24
JD4
PCIX #1
SXB
PCIX #2
JP4
JP7
SUPER X5DPR-TG2+
OHLED
JD1
WOR
DIMM #1B
DIMM #1A
BANK 1
JP36
JP9
JP38
J10, J11
J8
J17
J18
Pin1
VGA Enable
Pin1
LAN Enable
GLAN Controller
82546EB
PCIX/PCI Bus Controller
PCI Graphics Controller
SMB
Pin1
JP35
Keylock Pin1
BIOS
South Bridge
JP11
Pin1
IPMI
Super I/O
LAN 1
LAN 2
®
FSB Speeds
Pin1
SATA ACT LED
JP37WD
JP12 IR/CIR
JP27
USB2
JPS1
JPS2
JL1
PWR LED
Speaker
Chas. Intrusion
JBT1
Clear CMOS
FPUSB0/1
Pin1
SATA2 Ctrl
SATA1 Ctrl
SATA0
SATA1
SATA2
SATA3
COM2
J3
J2
J26
J
0
H
1
JP2
3rd PS Alarm
3rd PS Reset
CPU1Chassis FAN
PWR Fault
JP16
12V PWR
Pin1
Pin1
CPU2Chassis FAN
JF2
SPEAKER
JP12
Watch Dog Enable/Disable
The Watch Dog jumper (located on JP37) allows you to enable or disable the Watch Dog feature. The default position is open to disable the Watch Dog timer. When enabled, Watch Dog can reboot your PC if an application is "hung up" or the system goes down. See the table on the right for jumper settings.
Jumper
Position
Open
Closed
Defin itio n
Disabled
Enabled
Watch Dog Timer Enable/
Disable Jumper Settings
(JP37)
Watch Dog (WD) Enable (JP37)
Page 41
Chapter 2: Installation
2-21
ATX20 POWER
CPU1
CPU2
J15
DIMM #3A
JP8
DIMM #3B
DIMM #2B
DIMM #2A
BANK 3
BANK 2
Mouse
J28
Keyboard
J29
USB0/1
COM1
JLAN2
VGA
JLAN1
MCH
Rage XL
ICH3
CHS FAN3
P64H2
BATTERY
IDE #1
IDE #2
FLOPPY
WOL
JP24
JD4
PCIX #1
SXB
PCIX #2
JP4
JP7
SUPER X5DPR-TG2+
OHLED
JD1
WOR
DIMM #1B
DIMM #1A
BANK 1
JP36
JP9
JP38
J10, J11
J8
J17
J18
Pin1
VGA Enable
Pin1
LAN Enable
GLAN Controller
82546EB
PCIX/PCI Bus Controller
PCI Graphics Controller
SMB
Pin1
JP35
Keylock Pin1
BIOS
South Bridge
JP11
Pin1
IPMI
Super I/O
LAN 1
LAN 2
®
FSB Speeds
Pin1
SATA ACT LED
JP37WD
JP12 IR/CIR
JP27
USB2
JPS1
JPS2
JL1
PWR LED
Speaker
Chas. Intrusion
JBT1
Clear CMOS
FPUSB0/1
Pin1
SATA2 Ctrl
SATA1 Ctrl
SATA0
SATA1
SATA2
SATA3
COM2
J3
J2
J26
J
0
H
1
JP2
3rd PS Alarm
3rd PS Reset
CPU1Chassis FAN
PWR Fault
JP16
12V PWR
Pin1
Pin1
CPU2Chassis FAN
JF2
SPEAKER
JP12
2-7 Onboard Indicators
GLAN1/GLAN2 LEDs
The Ethernet ports (located beside the VGA port) have two LEDs. See the table on the right for the functions associated with these LEDs. On each GLAN port, the yellow LED indicates activity while the other LED may be green, or­ange or off to indicate the speed of the connection.
LED
Color
Off
Green
Orange
Defin itio n
No Connection
100 MHz
1 GHz
GLAN R ight LED
Indica tor
GLAN1, GLAN2 (JLAN1, JLAN2)
Serial ATA Enable/Disable
Jumper JPS1/JPS2 allow you to en­able or disable the Serial ATA head­ers. Jumper JPS1 is for headers #0 and #1. Jumper JPS2 is for headers #2 and #3. The default setting is pins 1-2 to enable all four headers. See the table on the right for jumper settings.
Jumper
Position Pins 1-2 Pins 2-3
Definition
Enabled
Disabled
Serial ATA Enable/Disable
Jumper Settings
(JPS1/JPS2)
SATA 0-3 Enable (JPS1, JPS2)
Page 42
2-22
SUPER X5DPR-TG2+ User's Manual
ATX20 POWER
CPU1
CPU2
J15
DIMM #3A
JP8
DIMM #3B
DIMM #2B
DIMM #2A
BANK 3
BANK 2
Mouse
J28
Keyboard
J29
USB0/1
COM1
JLAN2
VGA
JLAN1
MCH
Rage XL
ICH3
CHS FAN3
P64H2
BATTERY
IDE #1
IDE #2
FLOPPY
WOL
JP24
JD4
PCIX #1
SXB
PCIX #2
JP4
JP7
SUPER X5DPR-TG2+
OHLED
JD1
WOR
DIMM #1B
DIMM #1A
BANK 1
JP36
JP9
JP38
J10, J11
J8
J17
J18
Pin1
VGA Enable
Pin1
LAN Enable
GLAN Controller
82546EB
PCIX/PCI Bus Controller
PCI Graphics Controller
SMB
Pin1
JP35
Keylock Pin1
BIOS
South BridgeJP11
Pin1
IPMI
Super I/O
LAN 1
LAN 2
®
FSB Speeds
Pin1
SATA ACT LED
JP37WD
JP12
IR/CIR
JP27
USB2
JPS1
JPS2
JL1
PWR LED
Speaker
Chas. Intrusion
JBT1
Clear
CMOS
FPUSB0/1
Pin1
SATA2 Ctrl
SATA1 Ctrl
SATA0
SATA1
SATA2
SATA3
COM2
J3
J2
J26
J0H1
JP2
3rd PS Alarm
3rd PS Reset
CPU1Chassis FAN
PWR Fault
JP16
12V PWR
Pin1
Pin1
CPU2Chassis FAN
JF2
SPEAKER
JP12
Pin Number Function 1 G N D 3 G N D 5 Key 7 G N D 9 G N D 11 GN D 13 GN D 15 GN D 17 GN D 19 GN D 21 GN D 23 GN D 25 GN D 27 GN D 29 GN D 31 GN D 33 GN D
Pin Number F unction 2 FDHDIN 4 Rese rv e d 6 FDE DIN 8 Index­ 10 Motor Enable 12 Driv e S e le c t B ­ 14 Driv e S e le c t A ­ 16 Motor Enable 18 DIR ­ 20 ST E P ­ 22 Wri te D a ta ­ 24 Write Gate­ 26 Track 00­ 28 W rite Protect­ 30 R ead Data­ 32 Side 1 Select­ 34 Dis k e tte
Floppy Connector Pin Definitions (JP7)
Floppy Connector
The floppy connector is located on JP7. See the table below for pin definitions.
2-8 Parallel Port, Floppy/Hard Disk Drive and SATA
Connections
Note the following when connecting the floppy and hard disk drive cables:
• The floppy disk drive cable has seven twisted wires.
• A red mark on a wire typically designates the location of pin 1.
• A single floppy disk drive ribbon cable has 34 wires and two connectors to provide for two floppy disk drives. The connector with twisted wires always connects to drive A, and the connector that does not have twisted wires always connects to drive B.
Floppy Disk Drive (JP7)
Page 43
Chapter 2: Installation
2-23
ATX20 POWER
CPU1
CPU2
J15
DIMM #3A
JP8
DIMM #3B
DIMM #2B
DIMM #2A
BANK 3
BANK 2
Mouse
J28
Keyboard
J29
USB0/1
COM1
JLAN2
VGA
JLAN1
MCH
Rage XL
ICH3
CHS FAN3
P64H2
BATTERY
IDE #1
IDE #2
FLOPPY
WOL
JP24
JD4
PCIX #1
SXB
PCIX #2
JP4
JP7
SUPER X5DPR-TG2+
OHLED
JD1
WOR
DIMM #1B
DIMM #1A
BANK 1
JP36
JP9
JP38
J10, J11
J8
J17
J18
Pin1
VGA Enable
Pin1
LAN Enable
GLAN Controller
82546EB
PCIX/PCI Bus Controller
PCI Graphics Controller
SMB
Pin1
JP35
Keylock Pin1
BIOS
South Bridge
JP11
Pin1
IPMI
Super I/O
LAN 1
LAN 2
®
FSB Speeds
Pin1
SATA ACT LED
JP37WD
JP12
IR/CIR
JP27
USB2
JPS1
JPS2
JL1
PWR LED
Speaker
Chas. Intrusion
JBT1
Clear CMOS
FPUSB0/1
Pin1
SATA2 Ctrl
SATA1 Ctrl
SATA0
SATA1
SATA2
SATA3
COM2
J3
J2
J26
J0H1
JP2
3rd PS Alarm
3rd PS Reset
CPU1Chassis FAN
PWR Fault
JP16
12V PWR
Pin1
Pin1
CPU2Chassis FAN
JF2
SPEAKER
JP12
IDE Connectors
There are no jumpers to configure the onboard IDE#1 and #2 connectors. See the table on the right for pin definitions.
Pin Number Function 1 Res e t ID E 3 H o s t D a ta 7 5 H o s t D a ta 6 7 H o s t D a ta 5 9 H o s t D a ta 4 11 Host Da ta 3 13 Host Da ta 2 15 Host Da ta 1 17 Host Da ta 0 19 GND 21 DR Q3 23 I/O Wr ite ­ 25 I/O Read­ 27 IOCHRDY 29 D A CK3­ 31 IR Q14 33 Ad d r 1 35 Ad d r 0 37 C h i p S e le c t 0 39 A cti vi ty
Pin Number F unction 2 GN D 4 Hos t Data 8 6 Hos t Data 9 8 Hos t D a ta 1 0 10 H o s t D a ta 1 1 12 H o s t D a ta 1 2 14 H o s t D a ta 1 3 16 H o s t D a ta 1 4 18 H o s t D a ta 1 5 20 Ke y 22 GND 24 GND 26 GND 28 BAL E 30 GND 32 IOCS16 ­ 34 GND 36 Add r 2 38 Chip Sele c t 1 ­ 40 GND
IDE Connector Pin Definitions
(IDE#1, IDE#2)
IDE#1, IDE#2 (J2, J3)
SATA Connectors
There are no jumpers to configure the onboard SATA0(JS1), SATA1(JS2), SATA2(JS3), SATA3(JS4), connectors. See the table on the right for pin defini­tions.
SATA0-#3 Connectors (JS1-JS3)
Pin Number Pin Definitions 1 GND 2 TXP 3 TXN 4 GND 5 RXN 6 RXP 7 GND
SATA0-SATA3 (JS1-JS4)
Page 44
2-24
SUPER X5DPR-TG2+ User's Manual
Notes
Page 45
3-1
Chapter 3: Troubleshooting
Chapter 3
Troubleshooting
3-1 Troubleshooting Procedures
Use the following procedures to troubleshoot your system. If you have followed all of the procedures below and still need assistance, refer to the ‘Technical Support Procedures’ and/or ‘Returning Merchandise for Service’ section(s) in this chapter.
Note: Always disconnect the power cord before adding, changing or installing any hardware components.
Before Power On
1. Make sure no short circuits exist between the motherboard and chassis.
2. Disconnect all ribbon/wire cables from the motherboard, including those for the keyboard and mouse.
3. Remove all add-on cards.
4. Install one CPU (making sure it is fully seated) and connect the chassis speaker and the power LED to the motherboard. (Check all jumper settings as well.)
No Power
1. Make sure no short circuits exist between the motherboard and the chas­sis.
2. Verify that all jumpers are set to their default positions.
3. Check that the 115V/230V switch on the power supply is properly set.
4. Turn the power switch on and off to test the system.
5. The battery on your motherboard may be old. Check to verify that it still supplies ~3VDC. If it does not, replace it with a new one.
No Video
1. If the power is on but you have no video, remove all the add-on cards and cables.
2. Use the speaker to determine if any beep codes exist. Refer to the Appendix for details on beep codes.
Page 46
3-2
SUPER X5DPR-TG2+ User's Manual
Losing the System’s Setup Configuration
1. Ensure that you are using a high quality power supply. A poor quality power supply may cause the system to lose the CMOS setup informa­tion. Refer to Section 1-6 for details on recommended power supplies.
2. The battery on your motherboard may be old. Check to verify that it still supplies ~3VDC. If it does not, replace it with a new one.
3. If the above steps do not fix the Setup Configuration problem, contact your vendor for repairs.
3-2 Technical Support Procedures
Before contacting Technical Support, please take the following steps. Also, note that as a motherboard manufacturer, Super Micro does not sell directly to end-users, so it is best to first check with your distributor or reseller for troubleshooting services. They should know of any possible problem(s) with the specific system configuration that was sold to you.
NOTE
If you are a system integrator, VAR or OEM, a POST diagnos-
tics card is recommended. For I/O port 80h codes, refer to
App. B.
Memory Errors
1. Make sure the DIMM modules are properly and fully installed.
2. Determine if different speeds of DIMMs have been installed and verify that the BIOS setup is configured for the fastest speed of RAM used. It is recommended to use the same RAM speed for all DIMMs in the system.
3. Make sure you are using registered ECC, DDR-266 or DDR-200 SDRAM. If using 533 MHz processors, you must use DDR-266 memory (DDR­200 is not supported at a 533 MHz front side bus speed).
4. Check for bad DIMM modules or slots by swapping a single module be­tween two slots and noting the results.
5. Make sure all memory modules are fully seated in their slots. As an interleaved memory scheme is used, you must install two modules at a time, beginning with Bank 1, then Bank 2, and so on (see Section 2-3).
6. Check the power supply voltage 115V/230V switch.
Page 47
3-3
Chapter 3: Troubleshooting
1. Please go through the ‘Troubleshooting Procedures’ and 'Frequently Asked Question' (FAQ) sections in this chapter or see the FAQs on our web site (http://www.supermicro.com/techsupport.htm) before con­tacting Technical Support.
2. BIOS upgrades can be downloaded from our web site at http://www.supermicro.com/techsupport/download.htm.
Note: Not all BIOS can be flashed depending on the modifications to the boot block code.
3. If you still cannot resolve the problem, include the following information when contacting Super Micro for technical support:
• Motherboard model and PCB revision number
• BIOS release date/version (this can be seen on the initial display when your system first boots up)
•System configuration An example of a Technical Support form is on our web site at http://www.supermicro.com/techsupport/contact_support.htm.
4. Distributors: For immediate assistance, please have your account number ready when placing a call to our technical support department. We can be reached by e-mail at [email protected] or by fax at: (408) 503-8000, option 2.
3-3 Frequently Asked Questions
Question: What are the various types of memory that my mother­board can support?
Answer: The X5DPR-TG2+ has six DIMM slots that support 184-pin, regis-
tered ECC DDR-266 or DDR-200 SDRAM DIMM modules. If using 533 MHz processors, you must use DDR-266 memory (DDR-200 is not supported at a 533 MHz front side bus speed). It is strongly recommended that you do not mix memory modules of different speeds and sizes. Unbuffered SDRAM, non-ECC memory and PC100/133 SDRAM modules are not supported.
Question: How do I update my BIOS?
Answer: It is recommended that you do not upgrade your BIOS if you are
experiencing no problems with your system. Updated BIOS files are located on our web site at http://www.supermicro.com. Please check our BIOS warning message and the info on how to update your BIOS on our web
Page 48
3-4
SUPER X5DPR-TG2+ User's Manual
site. Also, check the current BIOS revision and make sure it is newer than your BIOS before downloading. Select your motherboard model and down­load the BIOS file to your computer. Unzip the BIOS update file and you will find the readme.txt (flash instructions), the phlash.bat (BIOS flash utility), the platform.bin (platform file) and the BIOS image (xxxxxx.rom) files. Copy these files onto a bootable floppy and reboot your system. It is not neces­sary to set BIOS boot block protection jumpers on the motherboard. Flash the boot block and enter the name of the update BIOS image file.
Question: What's on the CD that came with my motherboard?
Answer: The supplied compact disc has quite a few drivers and programs
that will greatly enhance your system. We recommend that you review the CD and install the applications you need. Applications on the CD include chipset drivers for Windows and security and audio drivers.
Question: Why can't I turn off the power using the momentary power on/off switch?
Answer: The instant power off function is controlled in BIOS by the Power
Button Mode setting. When the On/Off feature is enabled, the motherboard will have instant off capabilities as long as the BIOS has control of the system. When the Standby or Suspend feature is enabled or when the BIOS is not in control such as during memory count (the first screen that appears when the system is turned on), the momentary on/off switch must be held for more than four seconds to shut down the system. This feature is required to implement the ACPI features on the motherboard.
Page 49
3-5
Chapter 3: Troubleshooting
3-4 Returning Merchandise for Service
A receipt or copy of your invoice marked with the date of purchase is required before any warranty service will be rendered. You can obtain service by calling your vendor for a Returned Merchandise Authorization (RMA) number. When returning to the manufacturer, the RMA number should be prominently displayed on the outside of the shipping carton, and mailed prepaid or hand-carried. Shipping and handling charges will be ap­plied for all orders that must be mailed when service is complete.
This warranty only covers normal consumer use and does not cover dam­ages incurred in shipping or from failure due to the alternation, misuse, abuse or improper maintenance of products.
During the warranty period, contact your distributor first for any product problems.
Page 50
3-6
SUPER X5DPR-TG2+ User's Manual
Notes
Page 51
Chapter 4: BIOS
4-1
Chapter 4
BIOS
4-1 Introduction
This chapter describes the PhoenixBIOS™ Setup utility for the X5DPR-TG2+. The Phoenix ROM BIOS is stored in a flash chip and can be easily upgraded using a floppy disk-based program.
Note: Due to periodic changes to the BIOS, some settings may have been added or deleted and might not yet be recorded in this manual. Please refer to the Manual Download area of the Supermicro web site <http://www.supermicro.com> for any changes to BIOS that may not be reflected in this manual.
System BIOS
The BIOS is the Basic Input Output System used in all IBM® PC, XT™, AT®, and PS/2® compatible computers. The PhoenixBIOS flash chip stores the system parameters, such type of disk drives, video displays, etc. in the CMOS. The CMOS memory requires very little electrical power. When the computer is turned off, a back-up battery provides power to the BIOS flash chip, enabling it to retain system parameters. Each time the computer is powered-on the computer is configured with the values stored in the BIOS ROM by the system BIOS, which gains control at boot-up.
How To Change the Configuration Data
The CMOS information that determines the system parameters may be changed by entering the BIOS Setup utility. This Setup utility can be ac­cessed by pressing the <Delete> key at the appropriate time during system boot, see below.
Starting the Setup Utility
Normally, the only visible POST (Power On Self Test) routine is the memory test. As the memory is being tested, press the <Delete> key to enter the main menu of the BIOS Setup utility. From the main menu, you can access the other setup screens, such as the Security and Power menus. Begin­ning with Section 4-3, detailed descriptions are given for each parameter setting in the Setup utility.
Page 52
4-2
SUPER X5DPR-TG2+ User's Manual
4-2 Running Setup
*Default settings are in bold text unless otherwise noted.
The BIOS setup options described in this section are selected by choos­ing the appropriate text from the main BIOS Setup screen. All displayed text is described in this section, although the screen display is often all you need to understand how to set the options (see on next page).
When you first power on the computer, the PhoenixBIOS™ is immediately activated.
While the BIOS is in control, the Setup program can be activated in one of two ways:
1. By pressing <Delete> immediately after turning the system on, or
2. When the message shown below appears briefly at the bottom of the screen during the POST (Power On Self-Test), press the <Delete> key to activate the main Setup menu:
Press the <Delete> key to enter Setup
4-3 Main BIOS Setup
All main Setup options are described in this section. The main BIOS Setup screen is displayed below.
Use the Up/Down arrow keys to move among the different settings in each menu. Use the Left/Right arrow keys to change the options for each setting.
Press the <Esc> key to exit the CMOS Setup Menu. The next section describes in detail how to navigate through the menus.
Items that use submenus are indicated with the ! icon. With the item highlighted, press the <Enter> key to access the submenu.
Page 53
Chapter 4: BIOS
4-3
Main BIOS Setup Menu
Main Setup Features
System Time
To set the system date and time, key in the correct information in the appropriate fields. Then press the <Enter> key to save the data.
System Date
Using the arrow keys, highlight the month, day and year fields and enter the correct data. Press the <Enter> key to save the data.
Phoenix BIOS Setup Utility
Main Advanced Security Power Boot Exit
System Time [16:19:20] System Date [02/02/02]
Legacy Diskette A: [1.44/1.25 MB] Legacy Diskette B: [Not Installed]
!
Primary Master
[120 GB]
!
Primary Slave
[None]
!
Secondary Master
[CD-ROM]
!
Secondary Slave
[None]
System Memory 256 MB Extended Memory 3967 KB
Item Specific Help
F1 Help ↑↓ Select Item -/+ Change Values F9 Setup Defaults Esc Exit ↔ Select Menu Enter Select!Sub-Menu F10 Save and Exit
RIP
Page 54
4-4
SUPER X5DPR-TG2+ User's Manual
Legacy Diskette A
This setting allows the user to set the type of floppy disk drive installed as diskette A. The options are Disabled, 360Kb 5.25 in, 1.2MB 5.25 in, 720Kb
3.5 in, 1.44/1.25MB, 3.5 in and 2.88MB 3.5 in.
Legacy Diskette B
This setting allows the user to set the type of floppy disk drive installed as diskette B. The options are Disabled, 360Kb 5.25 in, 1.2MB 5.25 in, 720Kb
3.5 in, 1.44/1.25MB, 3.5 in and 2.88MB 3.5 in.
!!
!!
!Primary Master/Primary Slave/Secondary Master/Secondary
Slave
These settings allow the user to set the parameters of the IDE Primary Master/Slave and IDE Secondary Master/Slave slots. Hit <Enter> to activate the following sub-menu screen for detailed options of these items. Set the correct configurations accordingly. The items included in the sub-menu are:
Phoeni
x BIOS Setup Utility
Main
Advanced Security Power Boot Exit
Type: [
Auto
]
Multi Sector Transfer; [16 Sectors] LBA Mode Control: [Enabled] 32-bit I/O: [Enabled] Transfer Mode: [Fast PIO 4]
Ultra DMA Mode [Disabled]
Item Specific Help
Select the drive type of the fixed disk installed in your system. If type User is selected, Cylinders, Heads, and Sectors can be edited directly.
Auto attempts to automatically detect the drive type for drives that comply with ANSI specifications.
F1 Help ↑↓ Select Item -/+ Change Values F9 Setup Defaults Esc Exit ↔ Select Menu Enter Select!Sub-Menu F10 Save and Exit
Type
Selects the type of IDE hard drive. The options are Auto (allows BIOS to automatically determine the hard drive's capacity, number of heads, etc.), a number from 1-39 to select a predetermined type of hard drive, CD-ROM and ATAPI Removable.
S.M.A.R.T. Monitoring
Disabled
Page 55
Chapter 4: BIOS
4-5
Multi-Sector Transfers
Select the number of transfer sectors. Options are 2, 4, 6, 8 and 16 Sectors.
LBA Mode Control
This item determines whether Phoenix BIOS will access the IDE Primary Master Device via LBA mode. The options are Enabled and Disabled.
32-bit I/O
Selects 32-bit I/O operation. Options are Enabled and Disabled.
Transfer Mode
Selects the transfer mode. Options are Standard, Fast PIO1, Fast PIO2, Fast PIO3, Fast PIO4, FPIO3/DMA1 and FPIO4/DMA2.
Ultra DMA Mode
Selects Ultra DMA Mode. Options are Disabled, Mode 0, Mode 1, Mode 2, Mode 3, Mode 4 and Mode 5.
S.M.A.R.T. Monitoring
S.M.A.R.T. (Self-Monitoring, Analysis and Reporting Technology) is a technology developed to manage the reliability of the hard disk by predicting future device failures. The hard disk needs to be S.M.A.R.T.
capable. The options are Enabled, and Disabled. (*Note: S.M.A.R.T. cannot predict all future failures. S.M.A.R.T. should be used as a warning tool, not as a tool to predict the device reliability.)
System Memory
This display informs you how much system memory is recognized as being present in the system.
Extended Memory
This display informs you how much extended memory is recognized as being present in the system.
Page 56
4-6
SUPER X5DPR-TG2+ User's Manual
4-4 Advanced Setup
Choose Advanced from the Phoenix BIOS Setup Utility main menu with the arrow keys. You should see the following display. The items with a triangle beside them have sub menus that can be accessed by highlighting the item and pressing <Enter>. Options for PIR settings are displayed by highlighting the setting option using the arrow keys and pressing <Enter>. All Advanced BIOS Setup options are described in this section.
Quick Boot Mode
If enabled, this feature will speed up the POST (Power On Self Test) routine after the computer is turned on. The settings are Enabled and Disabled. If Disabled, the POST routine will run at normal speed.
Quiet Boot
This setting allows you to Enable or Disable the diagnostic screen during boot-up.
Phoenix BIOS Setup Utility
Main Advanced Security Power Boot
Exit
Quick Boot Mode [Enabled] Quiet Boot [Disabled]
!PCI/PnP Configuration !Cache Memory !I/O Device Configuration !Advanced Chipset Control !Advanced Processor Options !DMI Event Logging !Console Redirection
Item Specific Help
F1 Help ↑↓ Select Item -/+ Change Values F9 Setup Defaults Esc Exit ↔ Select Menu Enter Select!Sub-Menu F10 Save and Exit
Page 57
Chapter 4: BIOS
4-7
!!
!!
!PCI/PnP Configuration
Access the submenu to make changes to the following settings.
Onboard LAN1 OPROM Configure
Enabling this option provides the ability to boot from LAN1. The options are Enabled and Disabled.
Legacy USB Support
This setting allows you to enable support for Legacy USB devices. The settings are Enabled and Disabled.
Installed OS
This setting allows you to choose which operating system you are using to run the system. Options are Other, Win95, Win98, WinMe and Win2000.
NT4 Installation Workaround
When enabled, this setting provides a workaround for the absent floppy drive during NT4 installation. Options are Enabled and Disabled.
Reset Configuration Data
If set to Yes, this setting clears the Extended System Configuration Data area. Options are Yes and No.
!!
!!
!PCI Slot Configuration
PCI/PCIX Frequency (Slot 1)
Use this setting to change the speed of PCI/PCIX slot 1. Options are Auto, 33 MHz, 66 MHz, 100 MHz and 133 MHz.
Page 58
4-8
SUPER X5DPR-TG2+ User's Manual
PCI/PCIX Frequency (Slot 2)
Use this setting to change the speed of PCI/PCIX slot 2. Options are Auto, 33 MHz, 66 MHz, 100 MHz and 133 MHz.
!!
!!
!PCI Device, Slot #1 & Slot#2
Access the submenu for each of the six settings above to make changes to the following:
Option ROM Scan
When enabled, this setting will initialize the device expansion ROM. Options are Enabled and Disabled.
Enable Master
This setting allows you to enable the selected device as the PCI bus master. Options are Enabled and Disabled.
Latency Timer
This setting allows you to enable the Latency Timer. Options are
Default, 0020h, 0040h, 0060h, 0080h, 00A0h, 00C0h and 00E0h.
Large Disk Access Mode
This setting determines how large hard drives are to be accessed. The options are DOS or Other (for Unix, Novellle NetWare and other operating systems).
Local Bus IDE Adapter
Use this setting to enable the integrated local bus IDE adapter. Options are Disable, Primary, Secondary and Both.
Local Bus IDE Adapter
Use this setting to enable the integrated local bus IDE adapter. Options are Disable, Primary, Secondary and Both.
Page 59
Chapter 4: BIOS
4-9
!!
!!
!I/O Device Configuration
Access the submenu to make changes to the following settings.
Power Loss Control
This setting allows you to choose how the system will react when power returns after an unexpected loss of power. Options are Stay Off, Power On and Last State.
Watch Dog
This setting is for enabling the Watch Dog feature. The options are Enabled and Disabled.
KBC Clock Input
Use this setting to set the clock frequency for the keyboard. Options are 6 MHz, 8 MHz and 12 MHz.
Serial Port A
This setting allows you to assign control of serial port A. The options are Enabled (user defined), Disabled and Auto (BIOS controlled).
Base I/O Address
Select the base I/O address for serial port A. The options are 3F8, 2F8, 3E8 and 2E8.
Interrupt
Select the IRQ (interrupt request) for serial port A. Options are IRQ3 and IRQ4.
Serial Port B
This setting allows you to assign control of serial port B. The options are Enabled (user defined), Disabled and Auto (BIOS controlled).
Page 60
4-10
SUPER X5DPR-TG2+ User's Manual
Mode
Specify the type of device that will be connected to serial port B. Options are Normal and IR (for an infrared device).
Base I/O Address
Select the base I/O address for serial port B. The options are 3F8,
2F8, 3E8 and 2E8.
Interrupt
Select the IRQ (interrupt request) for serial port B. Options are IRQ3 and IRQ4.
Floppy Disk Controller
This setting allows you to assign control of the floppy disk controller. The options are Enabled (user defined), Disabled and Auto (BIOS controlled).
Base I/O Address
Select the base I/O address for the parallel port. The options are Primary and Secondary.
!!
!!
!Advanced Chipset Control
Access the submenu to make changes to the following settings.
Serial ATA RAID Feature
Select Enable to enable the functin of Serial ATA RAID. The options for this setting are Disabled and Enabled. (*For the Windows OS environment, use the RAID driver if this feature is set to "Enabled". If
"disabled", use the "Non-RAID" driver.)
Page 61
Chapter 4: BIOS
4-11
Clock Spectrum Feature
If "Enabled", the BIOS will sensor and attempt to reduce the Electromagnetic Interference caused by the components. The options are Enabled and Disabled.
SMART Device Monitoring
S.M.A.R.T. (Self-Monitoring, Analysis and Reporting Technology) is a technology developed to manage the reliability of the hard disk by predicting future device failures. The hard disk needs to be S.M.A.R.T.
capable. The options are Enabled, and Disabled. (*Note: S.M.A.R.T. cannot predict all future failures. S.M.A.R.T. should be used as a warning tool, not as a tool to predict the device reliability.) The options for this setting are Disabled and Enabled.
ECC Configuration
This setting lets you enable or disable ECC (Error Correction and Checking). The options are ECC and Disabled.
ECC Error Type
This setting lets you select which type of interrupt will be activated as a result of an ECC error. The options are None, NMI (Non-Maskable Interrupt), SMI (System Management Interrupt) and SCI (System Control Interrupt.
SERR Signal Condition
This setting specifies the conditions required to qualify as an ECC error. Options are None, Single Bit, Multiple Bit and Both.
!!
!!
!Advanced Processor Options
Access the submenu to make changes to the following settings.
CPU Speed
This is a display that indicates the speed of the installed processor.
Page 62
4-12
SUPER X5DPR-TG2+ User's Manual
Fast String Operations
This setting allows you to Enable or Disable fast string operations.
Compatible FPU Code
This setting allows you to Enable or Disable the compatible FPU code.
Split Lock Operations
This setting allows you to Enable or Disable split lock operations.
Hyper-threading
This setting allows you to Enable or Disable hyper-threading. Enabling hyper-threading results in increased CPU performance.
!!
!!
!DMI Event Logging
Access the submenu to make changes to the following settings.
Event Log Validity
This is a display, not a setting, informing you of the event log validity.
Event Log Capacity
This is a display, not a setting, informing you of the event log capacity.
View DMI Event Log
Highlight this item and press <Enter> to view the contents of the event log.
Page 63
Chapter 4: BIOS
4-13
Event Logging
This setting allows you to Enable or Disable event logging.
ECC Event Logging
This setting allows you to Enable or Disable ECC event logging.
Mark DMI Events as Read
Highlight this item and press <Enter> to mark the DMI events as read.
Clear All DMI Event Logs
Select Yes and press <Enter> to clear all DMI event logs.
!!
!!
!Console Redirection
Access the submenu to make changes to the following settings.
COM Port Address
Specifies to redirect the console to On-board COMA or On-board COMB. This setting can also be Disabled.
BAUD Rate
Select the BAUD rate for console redirection. Options are 300, 1200, 2400, 9600, 19.2K, 38.4K, 57.6K and 115.2K.
Console Type
Choose from the available options to select the console type for console redirection. The options are VT100, VT100,8bit, PC-ANSI, PCANSI,7bit, VT100+, VT-UTF8.
Flow Control
Choose from the available options to select the flow control for console redirection. The options are: None, XON/OFF, and CTS/RTS.
Page 64
4-14
SUPER X5DPR-TG2+ User's Manual
Console Connection
This feature allows the user to decide if the console is connected directly to the system or a modem is used for connection. Select the console connection: either Direct or Via Modem.
Continue CR after POST
Choose whether to continue with console redirection after the POST routine. Options are On and Off.
# of Video Pages to Support
Choose the number of video pages to allocate for redirection when video hardware is not available. Options are 1, 2, 3, 4, 5, 6, 7 and 8.
Page 65
Chapter 4: BIOS
4-15
4-5 Security
Choose Security from the Phoenix BIOS Setup Utility main menu with the arrow keys. You should see the following display. Security setting options are displayed by highlighting the setting using the arrow keys and pressing <Enter>. All Security BIOS settings are described in this section.
Supervisor Password Is:
This displays whether a supervisor password has been entered for the system. Clear means such a password has not been used and Set means a supervisor password has been entered for the system.
User Password Is:
This displays whether a user password has been entered for the system. Clear means such a password has not been used and Set means a user password has been entered for the system.
Phoenix BIOS Setup Utility
Main Advanced Security Power Boot
Exit
Supervisor Password Is: [Clear] User Password Is: [Clear]
Set Supervisor Password [Enter] Set User Password [Enter]
Password on Boot [Disabled] Fixed Disk Boot Sector [Normal]
Item Specific Help
F1 Help ↑↓ Select Item -/+ Change Values F9 Setup Defaults Esc Exit ↔ Select Menu Enter Select!Sub-Menu F10 Save and Exit
Page 66
4-16
SUPER X5DPR-TG2+ User's Manual
Set Supervisor Password
When the item "Set Supervisor Password" is highlighted, hit the <Enter> key. When prompted, type the Supervisor's password in the dialogue box to set or to change supervisor's password, which allows access to BIOS.
Set User Password
When the item "Set User Password" is highlighted, hit the <Enter> key. When prompted, type the user's password in the dialogue box to set or to change the user's password, which allows access to the system at boot­up.
Password on Boot
This setting allows you to require a password to be entered when the system boots up. Options are Enabled (password required) and Disabled (password not required).
Fixed Disk Boot Sector
This setting may offer some protection against viruses when set to Write Protect, which protects the boot sector on the hard drive from having a virus written to it. The other option is Normal.
Page 67
Chapter 4: BIOS
4-17
4-6 Power
Choose Power from the Phoenix BIOS Setup Utility main menu with the arrow keys. You should see the following display. Power setting options are displayed by highlighting the setting using the arrow keys and pressing <Enter>. All Power BIOS settings are described in this section.
ACPI Mode
Use the setting to determine if you want to employ ACPI (Advanced Configuration and Power Interface) power management on your system.
Options are Yes and No.
Power Savings
This setting sets the degree of power saving for the system. The options are Disabled, Customized, Maximum Power Savings and Maximum Performance. Customized allows you to alter the other two modes.
Phoenix BIOS Setup Utility
Main Advanced Security Power Boot
Exit
ACPI Mode: [Yes] Power Savings: [Customized]
Suspend Timeout: [Off]
Resume On Time: [Off] Resume on Modem Ring” [Off]
Item Specific Help
F1 Help ↑↓ Select Item -/+ Change Values F9 Setup Defaults Esc Exit ↔ Select Menu Enter Select!Sub-Menu F10 Save and Exit
Page 68
4-18
SUPER X5DPR-TG2+ User's Manual
Resume on Time
Select either Off or On, which will wake the system up at the time specified in the next setting.
Resume Time
Use this setting to specify the time you want the system to wake up (the above setting must be set to On). Enter the time with the number keys.
Resume on Modem Ring
Use this setting to enable or disable the WOR (Wake-on Ring) feature. Options are On and Off.
Suspend Timeout
Use this setting to specify the period of system inactivity to transpire before entering the suspend state. Options are Off, 5 min, 10 min, 15 min, 20 min, 30 min, 40 min and 60 min.
Page 69
Chapter 4: BIOS
4-19
4-7 Boot
Choose Boot from the Phoenix BIOS Setup Utility main menu with the arrow keys. You should see the following display. Highlighting a setting with a + or - will expand or collapse that entry. See details on how to change the order and specs of boot devices in the Item Specific Help window. All Boot BIOS settings are described in this section.
+Removable Devices
Highlight and press <Enter> to expand the field. See details on how to change the order and specs of devices in the Item Specific Help window.
CD-ROM Drive
See details on how to change the order and specs of the CD-ROM drive in the Item Specific Help window.
+Hard Drive
Highlight and press <Enter> to expand the field. See details on how to change the order and specs of hard drives in the Item Specific Help window.
Phoenix BIOS Setup Utility
Main Advanced Security Power Boot
Exit
+Removable Devices CD-ROM Drive +Hard Drive
Item Specific Help
F1 Help ↑↓ Select Item -/+ Change Values F9 Setup Defaults Esc Exit ↔ Select Menu Enter Select!Sub-Menu F10 Save and Exit
Page 70
4-20
SUPER X5DPR-TG2+ User's Manual
4-8 PI R
Choose PIR from the Phoenix BIOS Setup Utility main menu with the arrow keys. You should see the following display. The items with a triangle beside them have sub menus that can be accessed by highlighting the item and pressing <Enter>. PIR stands for "Processor Info ROM", which allows BIOS to read certain information from the processors. Options for PIR settings are displayed by highlighting the setting option using the arrow keys and pressing <Enter>. All PIR BIOS Setup options are described in this section.
Select the Processor's PIR
Selects the processor PIR. Options are A0h/A1h, A2h/A3h, A4h/A5h, A6h/ A7h, A8h/A9h, AAh/ABh, ACh/ADh and AEh/AFh. If you change the value, you must also update the NVRAM by saving the changes. Then, the new RIP information will be displayed.
Select the Thermal Unit
Selects the thermal unit. Options are 30h/31h, 32h/33h, 34h/35h, 52h/53h, 54h/55h, 56h/57h, 98h/99h, 9Ah/9Bh and 9Ch/9Dh. If you change the value, you must also update the NVRAM by saving the changes. Then, the new RIP information will be displayed.
Phoenix BIOS Setup Utility
Main Advanced Security Power Boot
PIR
Exit
Select the Processor’s PIR Select the Thermal Unit
#
Processor Info ROM Data
#
Hardware Monitor Logic
Item Specific Help
F1 Help ↑↓ Select Item -/+ Change Values F9 Setup Defaults Esc Exit ↔ Select Menu Enter Select!Sub-Menu F10 Save and Exit
Page 71
Chapter 4: BIOS
4-21
Header Info
Processor Data
Processor Core Data
L3 Cache Data
Package Data
Part Number Data
Thermal Reference Data
Feature Data
Other Data
OEM Data
!!
!!
!Hardware Monitor Logic
Highlight this and hit <Enter> to see monitor data for the following items:
Overheat Temperature Trips
CPU1 Temperature
CPU2 Temperature
System Temperature
!!
!!
!Processor Info ROM Data
Highlight this and hit <Enter> to see PIR data on the following items: (*Note: all items listed below are for display only. They cannot be modified by the user. If any item requires changes, please consult the System Supervisor.)
Page 72
4-22
SUPER X5DPR-TG2+ User's Manual
CPU Fan 1
CPU Fan 2
Chassis Fan 3
Processor Vcore
3.3V Standby
3.3V Vcc
12V Vcc
1.8V Vcc
-12V Vcc
Page 73
Chapter 4: BIOS
4-23
4-9 Exit
Choose Exit from the Phoenix BIOS Setup Utility main menu with the arrow keys. You should see the following display. All Exit BIOS settings are described in this section.
Phoenix BIOS Setup Utility
Main Advanced Security Power Boot PIR
Exit
Exit Saving Changes Exit Discarding Changes Load Setup Defaults Discard Changes Save Changes
Item Specific Help
F1 Help ↑↓ Select Item -/+ Change Values F9 Setup Defaults Esc Exit ↔ Select Menu Enter Select!Sub-Menu F10 Save and Exit
Exit Saving Changes
Highlight this item and hit <Enter> to save any changes you made and to exit the BIOS Setup utility.
Exit Discarding Changes
Highlight this item and hit <Enter> to exit the BIOS Setup utility without saving any changes you may have made.
Page 74
4-24
SUPER X5DPR-TG2+ User's Manual
Load Setup Defaults
Highlight this item and hit <Enter> to load the default settings for all items in the BIOS Setup. These are the safest settings to use.
Discard Changes
Highlight this item and hit <Enter> to discard (cancel) any changes you made. You will remain in the Setup utility.
Save Changes
Highlight this item and hit <Enter> to save any changes you made. You will remain in the Setup utility.
Page 75
A-1
Appendix A: BIOS POST Messages
Appendix A
BIOS POST Messages
During the Power-On Self-Test (POST), the BIOS will check for problems. If a problem is found, the BIOS will activate an alarm or display a message. The following is a list of such BIOS messages.
Failure Fixed Disk
Fixed disk is not working or not configured properly. Check to see if fixed disk is attached properly. Run Setup. Find out if the fixed-disk type is correctly identified.
Stuck key
Stuck key on keyboard.
Keyboard error
Keyboard not working.
Keyboard Controller Failed
Keyboard controller failed test. May require replacing keyboard controller.
Keyboard locked - Unlock key switch
Unlock the system to proceed.
Monitor type does not match CMOS - Run SETUP
Monitor type not correctly identified in Setup
Shadow Ram Failed at offset: nnnn
Shadow RAM failed at offset nnnn of the 64k block at which the error was detected.
System RAM Failed at offset: nnnn
System RAM failed at offset nnnn of in the 64k block at which the error was detected.
Extended RAM Failed at offset: nnnn Extended memory not working or not configured properly at offset nnnn.
System battery is dead - Replace and run SETUP
The CMOS clock battery indicator shows the battery is dead. Replace the battery and run Setup to reconfigure the system.
Page 76
A-2
SUPER X5DPR-TG2+ User's Manual
System CMOS checksum bad - Default configuration used
System CMOS has been corrupted or modified incorrectly, perhaps by an application program that changes data stored in CMOS. The BIOS installed Default Setup Values. If you do not want these values, enter Setup and enter your own values. If the error persists, check the system battery or contact your dealer.
System timer error
The timer test failed. Requires repair of system board.
Real time clock error
Real-Time Clock fails BIOS hardware test. May require board repair.
Check date and time settings
BIOS found date or time out of range and reset the Real-Time Clock. May require setting legal date (1991-2099).
Previous boot incomplete - Default configuration used
Previous POST did not complete successfully. POST loads default values and offers to run Setup. If the failure was caused by incorrect values and they are not corrected, the next boot will likely fail. On systems with control of wait states, improper Setup settings can also terminate POST and cause this error on the next boot. Run Setup and verify that the waitstate configuration is correct. This error is cleared the next time the system is booted.
Memory Size found by POST differed from CMOS
Memory size found by POST differed from CMOS.
Diskette drive A error Diskette drive B error
Drive A: or B: is present but fails the BIOS POST diskette tests. Check to see that the drive is defined with the proper diskette type in Setup and that the diskette drive is attached correctly.
Incorrect Drive A type - run SETUP
Type of floppy drive A: not correctly identified in Setup.
Incorrect Drive B type - run SETUP
Type of floppy drive B: not correctly identified in Setup.
Page 77
A-3
Appendix A: BIOS POST Messages
System cache error - Cache disabled
RAM cache failed and BIOS disabled the cache. On older boards, check the cache jumpers. You may have to replace the cache. See your dealer. A disabled cache slows system performance considerably.
CPU ID:
CPU socket number for Multi-Processor error.
EISA CMOS not writeable
ServerBIOS2 test error: Cannot write to EISA CMOS.
DMA Test Failed
ServerBIOS2 test error: Cannot write to extended DMA (Direct Memory Access) registers.
Software NMI Failed
ServerBIOS2 test error: Cannot generate software NMI (Non-Maskable Interrupt).
Fail-Safe Timer NMI Failed
ServerBIOS2 test error: Fail-Safe Timer takes too long.
device Address Conflict Address conflict for specified device.
Allocation Error for: device
Run ISA or EISA Configuration Utility to resolve resource conflict for the specified device.
CD ROM Drive
CD ROM Drive identified.
Entering SETUP ...
Starting Setup program
Failing Bits: nnnn
The hex number nnnn is a map of the bits at the RAM address which failed the memory test. Each 1 (one) in the map indicates a failed bit. See errors 230, 231, or 232 above for offset address of the failure in System, Extended, or Shadow memory.
Page 78
A-4
SUPER X5DPR-TG2+ User's Manual
Fixed Disk n Fixed disk n (0-3) identified.
Invalid System Configuration Data
Problem with NVRAM (CMOS) data.
I/O device IRQ conflict
I/O device IRQ conflict error.
PS/2 Mouse Boot Summary Screen:
PS/2 Mouse installed.
nnnn kB Extended RAM Passed Where nnnn is the amount of RAM in kilobytes successfully tested.
nnnn Cache SRAM Passed Where nnnn is the amount of system cache in kilobytes successfully tested.
nnnn kB Shadow RAM Passed
Where nnnn is the amount of shadow RAM in kilobytes successfully tested.
nnnn kB System RAM Passed Where nnnn is the amount of system RAM in kilobytes successfully tested.
One or more I2O Block Storage Devices were excluded from the Setup Boot Menu
There was not enough room in the IPL table to display all installed I2O block­storage devices.
Operating system not found
Operating system cannot be located on either drive A: or drive C:. Enter Setup and see if fixed disk and drive A: are properly identified.
Parity Check 1 nnnn
Parity error found in the system bus. BIOS attempts to locate the address and display it on the screen. If it cannot locate the address, it displays ????. Parity is a method for checking errors in binary data. A parity error indicates that some data has been corrupted.
Page 79
A-5
Appendix A: BIOS POST Messages
Parity Check 2 nnnn
Parity error found in the I/O bus. BIOS attempts to locate the address and display it on the screen. If it cannot locate the address, it displays ????.
Press <F1> to resume, <F2> to Setup, <F3> for previous
Displayed after any recoverable error message. Press <F1> to start the boot process or <F2> to enter Setup and change the settings. Press <F3> to display the previous screen (usually an initialization error of an Option ROM, i.e., an add-on card). Write down and follow the information shown on the screen.
Press <F2> to enter Setup
Optional message displayed during POST. Can be turned off in Setup.
PS/2 Mouse:
PS/2 mouse identified.
Run the I2O Configuration Utility
One or more unclaimed block storage devices have the Configuration Request bit set in the LCT. Run an I2O Configuration Utility (e.g. the SAC utility).
System BIOS shadowed
System BIOS copied to shadow RAM.
UMB upper limit segment address: nnnn
Displays the address nnnn of the upper limit of Upper Memory Blocks, indicating released segments of the BIOS which can be reclaimed by a virtual memory manager.
Video BIOS shadowed
Video BIOS successfully copied to shadow RAM.
Page 80
A-6
SUPER X5DPR-TG2+ User's Manual
Notes
Page 81
Appendix B: BIOS POST Codes
B-1
This section lists the POST (Power On Self Test) codes for the PhoenixBIOS. POST codes are divided into two categories: recoverable and terminal.
Recoverable POST Errors
When a recoverable type of error occurs during POST, the BIOS will display an POST code that describes the problem. BIOS may also issue one of the following beep codes:
1 long and two short beeps - video configuration error 1 continuous long beep - no memory detected
Terminal POST Errors
If a terminal type of error occurs, BIOS will shut down the system. Before doing so, BIOS will write the error to port 80h, attempt to initialize video and write the error in the top left corner of the screen. The following is a list of codes that may be written to port 80h.
Appendix B
BIOS POST Codes
POST Code Description
02h Verify Real Mode 03 h Disable Non-Maskable Interrupt (NMI) 04h Get CPU type 06h Initialize system hardware 07 h Disable shadow and execute code from the ROM. 08 h Initialize chipset with initial POST values 09h Set IN POST flag 0Ah Initialize CPU registers 0Bh Enable CPU cache 0C h Initialize caches to initial POST values 0Eh Initialize I/O component 0Fh Initialize the local bus IDE 10 h Initialize Power Management 11 h Load alternate registers with initial POST values 12 h Restore CPU control word during warm boot 13 h Initialize PCI Bus Mastering devices 14 h Initialize keyboard controller 16 h 1-2-2-3 BIOS ROM checksum 17 h Initialize cache before memory Auto size
Page 82
B-2
SUPER X5DPR-TG2+ User's Manual
POST Code Description
18h 8254 timer initialization 1Ah 8237 DMA controller initialization 1Ch Reset Programmable Interrupt Controller 20 h 1-3-1-1 Test DRAM refresh 22 h 1-3-1-3 Test 8742 Keyboard Controller 24 h Set ES segment register to 4 GB 28h Auto size DRAM 29h Initialize POST Memory Manager 2Ah Clear 512 kB base RAM 2Ch 1-3-4-1 RAM failure on address line xxxx* 2Eh 1-3-4-3 RAM failure on data bits xxxx* of low byte of
memory bus 2Fh Enable cache before system BIOS shadow 32 h Test CPU bus-clock frequency 33 h Initialize Phoenix Dispatch Manager 36 h Warm start shut down 38 h Shadow system BIOS ROM 3Ah Auto size cache 3C h Advanced configuration of chipset registers 3D h Load alternate registers with CMOS values 41 h Initialize extended memory for RomPilot 42 h Initialize interrupt vectors 45 h POST device initialization 46 h 2-1-2-3 Check ROM copyright notice 47 h Initialize I20 support 48 h Check video configuration against CMOS 49 h Initialize PCI bus and devices 4Ah Initialize all video adapters in system 4Bh QuietBoot start (optional) 4Ch Shadow video BIOS ROM 4Eh Display BIOS copyright notice 4Fh Initialize MultiBoot 50 h Display CPU type and speed 51h Initialize EISA board 52 h Test keyboard 54h Set key click if enabled 55 h Enable USB devices 58 h 2-2-3-1 Test for unexpected interrupts 59 h Initialize POST display service 5Ah Display prompt “Press F2 to enter SETUP” 5Bh Disable CPU cache
Page 83
Appendix B: BIOS POST Codes
B-3
POST Code Description
5Ch Test RAM between 512 and 640 kB 60 h Test extended memory 62h Test extended memory address lines 64h Jump to UserPatch1 66h Configure advanced cache registers 67 h Initialize Multi Processor APIC 68 h Enable external and CPU caches 69h Setup System Management Mode (SMM) area 6Ah Display external L2 cache size 6Bh Load custom defaults (optional) 6Ch Display shadow-area message 6Eh Display possible high address for UMB recovery 70h Display error messages 72 h Check for configuration errors 76 h Check for keyboard errors 7C h Set up hardware interrupt vectors 7D h Initialize Intelligent System Monitoring 7Eh Initialize coprocessor if present 80 h Disable onboard Super I/O ports and IRQs 81 h Late POST device initialization 82 h Detect and install external RS232 ports 83 h Configure non-MCD IDE controllers 84 h Detect and install external parallel ports 85 h Initialize PC-compatible PnP ISA devices 86 h Re-initialize onboard I/O ports. 87h Configure Motherboard Configurable Devices
(optional) 88h Initialize BIOS Data Area 89 h Enable Non-Maskable Interrupts (NMIs) 8Ah Initialize Extended BIOS Data Area 8Bh Test and initialize PS/2 mouse 8C h Initialize floppy controller 8Fh Determine number of ATA drives (optional) 90h Initialize hard-disk controllers 91h Initialize local-bus hard-disk controllers 92h Jump to UserPatch2 93 h Build MPTABLE for multi-processor boards 95h Install CD ROM for boot 96 h Clear huge ES segment register 97 h Fix up Multi Processor table 98 h 1-2 Search for option ROMs. One long, two short
beeps on checksum failure
Page 84
B-4
SUPER X5DPR-TG2+ User's Manual
POST Code Description
99h Check for SMART Drive (optional) 9Ah Shadow option ROMs 9C h Set up Power Management 9D h Initialize security engine (optional) 9Eh Enable hardware interrupts 9Fh Determine number of ATA and SCSI drives A0h Set time of day A2h Check key lock A4h Initialize typematic rate A8h Erase F2 prompt AAh Scan for F2 key stroke ACh Enter SETUP AEh Clear Boot flag B0h Check for errors B1h Inform RomPilot about the end of POST. B2h POST done - prepare to boot operating system B4h 1 One short beep before boot B5h Terminate QuietBoot (optional) B6h Check password (optional) B7h Initialize ACPI BIOS B9h Prepare Boot BA h Initialize SMBIOS BBh Initialize PnP Option ROMs BCh Clear parity checkers BDh Display MultiBoot menu BEh Clear screen (optional) BFh Check virus and backup reminders C0h Try to boot with INT 19 C1h Initialize POST Error Manager (PEM) C2 h Initialize error logging C3 h Initialize error display function C4 h Initialize system error handler C5 h PnPnd dual CMOS (optional) C6 h Initialize note dock (optional) C7 h Initialize note dock late C8 h Force check (optional) C9h Extended checksum (optional) CAh Redirect Int 15h to enable remote keyboard CBh Redirect Int 13h to Memory Technologies
Devices such as ROM, RAM, PCMCIA, and serial disk
CC h Redirect Int 10h to enable remote serial video
Page 85
Appendix B: BIOS POST Codes
B-5
POST Code Description
CDh Re-map I/O and memory for PCMCIA CEh Initialize digitizer and display message D2h Unknown interrupt
The following are for boot block in Flash ROM
POST Code Description
E0h Initialize the chipset E1h Initialize the bridge E2h Initialize the CPU E3h Initialize system timer E4h Initialize system I/O E5h Check force recovery boot E6h Checksum BIOS ROM E7h Go to BIOS E8h Set Huge Segment E9h Initialize Multi Processor EAh Initialize OEM special code EBh Initialize PIC and DMA ECh Initialize Memory type EDh Initialize Memory size EEh Shadow Boot Block EFh System memory test F0h Initialize interrupt vectors F1h Initialize Run Time Clock F2h Initialize video F3h Initialize System Management Manager F4h Output one beep F5h Clear Huge Segment F6h Boot to Mini DOS F7h Boot to Full DOS
* If the BIOS detects error 2C, 2E, or 30 (base 512K RAM error), it displays an additional word-bitmap (xxxx) indicating the address line or bits that failed. For example, “2C 0002” means address line 1 (bit one set) has failed. “2E 1020" means data bits 12 and 5 (bits 12 and 5 set) have failed in the lower 16 bits. The BIOS also sends the bitmap to the port­80 LED display. It first displays the checkpoint code, followed by a delay, the high-order byte, another delay, and then the loworder byte of the error. It repeats this sequence continuously.
Page 86
B-6
SUPER X5DPR-TG2+ User's Manual
Notes
Page 87
Appendix C: Software Installation
C-1
Appendix C
Installing Software Drivers and Windows
Operating System
After all the hardware has been installed, you must first install the Silicon Image SATA RAID Driver before you install the Windows operating system, and other software drivers. The necessary drivers are all included on the Supermicro CDs that came packaged with your motherboard.
C-1 Installing Silicon Image's SATALInk Sil 3112 Host Controller Driver
Serial ATA (SATA)
Serial ATA(SATA) is a physical storage interface. It uses a single cable with a minimum of four wires to create a point-to-point connection between devices. It is a serial link which supports SATA Transfer rates up to 150MBps. Because the serial cables used in SATA are thinner than the traditional cables used in Parallel ATA(PATA), SATA systems have better airflow and can be installed in smaller chassis than Parallel ATA. In addition, the cables used in PATA can only extend to 40cm long, while Serial ATA cables can extend up to one meter. Overall, Serial ATA provides better functionality than Parallel ATA.
Silicon Image's Serial RAID (Sil 3112) Host Controller
Silicon Image's SATALInk Sil 3112 host controller provides Serial ATA Software RAID, including striping and mirroring, to enhance the industry's first PCI-to-SATA host controller products. RAID striping can greatly improve hard disk I/O performance because of its capability in striping data across multiple drives. RAID mirroring allows the data to be simulta­neously written to two drives, so critical data is always available even if a single hard disk fails. Due to these two functionality, the Sil 3112 is specially designed to keep pace with the increasing performance demands of computer systems by improving disk I/O throughput and providing data accessibility regardless of a single disk failure. The X5DPR-TG2+ offers the user with the benefits of SATARaid without the high costs associated with hardware RAID applications.
Page 88
C-2
SUPER X5DPR-TG2+ User's Manual
(*Notes: 1. Silicon Image Serial ATA RAID Function has been pre-installed in the BIOS ROM, and the Sil 3112 host controller driver has been preset to "Enabled" via a jumper (JPA1).
2. SerialRAID Configuration Utility will not be accessible if there is no SATA Hard Drive installed in the system.
3. In order to enable the functions of RAID or to access the features of RAID listed in the Serial ATA RAID Configuration Utility, you need to install two SATA Hard Drives in the system.
4. For the Windows OS, there are two SATA RAID drivers installed in the CD ROM that came with your motherboard. If the function of "SATA RAID Feature" is enabled in the BIOS, use the RAID Driver. If "disabled", use the "Non-RAID Driver.
5. To configure RAID 0/1, you need to enable "SATA RAID Features" in the BIOS.
6. To configure SATA ZCR, you need to disable "SATA RAID Features" in the BIOS.
1. Using Silicon Image Serial ATA RAIDConfiguration Utility
(*Note: For easy access to Serial ATA Configuration Utility, it is recommended that you temporarily disable the features of Quick Boot and Quiet Boot in "Boot Features" in the BIOS Advanced Settings. To Disable Quick Boot and Quiet Boot, please hit the <Delete> key at the POST to go to BIOS, and then, use the right and left arrow keys to select the Advanced Settings, and hit the <Enter> key. Once you are in the Advanced Setting, use the Up and Down arrow keys to select "Boot Features". Then, follow instructions to disable the functions of "Quick Boot" and "Quiet Boot". (Please refer to Chapter 4 Page 4-6).
To Access Serial ATA RAID Configuration Utility:
At the POST, Hit CTRL-S or F4 to go inside the Silicon Image configuration utility. The following screen appears:
Page 89
Appendix C: Software Installation
C-3
a. In the main menu (as the screen shown above), use the up and down arrow keys to highlight the item Create a RAID Set and press the <Enter> key to select this feature. The following screen will appear:
b. When the above screen appears, use the up and down arrow keys to highlight the word "Striped" and press the <Enter> key if you wish to configure it "Striped" (RAID 0). (If you wish to configure it "Mirrored", select "Mirrored" and press the <Enter> key.) If "Striped" is selected, the following screen will appear:
I. Creating a RAID Set
Page 90
C-4
SUPER X5DPR-TG2+ User's Manual
b. When the above screen appears, you can choose to configure it automatically or manually. (If you would like to create a mirror with an existing SATA drive on the same channel, select manual; otherwise select "automatically".). If you wish to configure it automatically, use the up and down arrow keys to highlight the item "Automatically" and hit the <Enter> key to select this item. The following screen will appear:
a. When the above screen on the previous page appears, select "Striped" and hit the <Enter> key. Then the following screen will appear:
To Create a Striped RAID Set (RAID 0)
A. Automatically
Page 91
Appendix C: Software Installation
C-5
c. When the above screen appears, you are prompted "Are you sure? Y(es)/N(o)?" In the space provided, type Y to confirm the selection or type N to cancel the selection. If "Y" is entered, the following screen will appear to confirm that RAID 0 (Striped RAID Set) has been created.
B. Manually a. When the first screen shown on the previous Page (Page C-4)
appears, use the down arrow key to select "Manual Configuration" and hit the <Enter> key. The following screen will appear:
Page 92
C-6
SUPER X5DPR-TG2+ User's Manual
h. When the above screen appears, you can decide if you wish to configure the first HDD to be the Primary Master or the Secondary Master. Once you've configured the 1st HDD to be the Primary Master, then the following screen will appear:
c. When the above screen appears, you can configure the 2nd HDD by highlighting your selection and press the <Enter> key. The following screen will appear:
Page 93
Appendix C: Software Installation
C-7
d. When the above screen appears, you are asked to determine the size for the Striped (RAID 0) set. Use the up and down arrow keys to make the selection and press the <Enter> key. Once you have set the size for RAID 0, the Striped RAID is created and you are ready to exit the Create Striped RAID (RAID 0) Menu. To exit the Create Stiped RAID Menu, press the <Esc> key to return to the main menu.
To Create a Mirrored Set (RAID 1)
a. In the main menu (as the screen shown above), use the up and down arrow keys to highlight the item-"Create RAID Set" and press the <Enter> key to select this feature. The following screen will appear:
Page 94
C-8
SUPER X5DPR-TG2+ User's Manual
b. When the above screen appears, Use the up and down arrow keys to highlight the word "Mirrored" and press the <Enter> key. The following screen appears:
c. When the above screen appears, Use the up and down arrow keys to highlight "Auto Configuration" and press the <Enter> key if you wish to create Mirrored RAID Set automatically. If you wish to configure the Mirrored RAID set manually, select "Manual Configuration" and press the <Enter> key. The following screen appears:
Page 95
Appendix C: Software Installation
C-9
d. When the above screen appears, you can decide if you want the Primary Master or the Secondary Master to be the source drive. Use the up and down arrow keys to make your selection and press the <Enter> key. Once you have made your selection of the source drive and press the <Enter> key, then the following screen will appear:
e. When the above screen appears, you are asked to select the Target drive. Use the up and down arrow keys to make your selection and press the <Enter> key to complete the selection. Once you've completed the selection of the Target drive, a Mirrored RAID set is created as specified and you are ready to exit the "Create Mirrored RAID Set" menu. To exit this menu and to return to the main menu, press the <Esc> key.
Page 96
C-10
SUPER X5DPR-TG2+ User's Manual
II. To Delete a RAID Set
a. If you wish to delete the RAID set that was created earlier, use the Up and Down Arrow keys to select "Delete RAID Set" in the main menu (as shown on the first screen on Page C-7) and press the <Enter> key, and the following screen will appear:
b. If you wish to delete a Striped RAID Set (Set0), use the Up and Down Arrow keys to select "Set 0" and press the <Enter> key to complete the selection. If you wish to delete a Mirrored RAID Set (Set1), use the Up and Down Arrow keys to select "Set 1" and press the <Enter> key to complete the selection. Then, the following screen will appear:
Page 97
Appendix C: Software Installation
C-11
c. When the above screen appears, you are prompted "Are you sure? Y(es)/N(o)?" In the space provided, type Y to confirm the selection or type N to cancel the selection. Once you've typed "Y" and press the <Enter> key a RAID set is deleted as you've specified and you can exit the menu-"Delete RAID Set" by pressing the <Esc> key to return to the main menu.
III. To Rebuild a Mirrored Set
a. If you wish to rebuild a damaged Mirrored set that was created earlier, use the Up and Down Arrow keys to select "Rebuild Mirrored Set" in the main menu (as shown on the first screen on Page C-7) and press the <Enter> key. The following screen will appear:
Page 98
C-12
SUPER X5DPR-TG2+ User's Manual
IV. Resolve Conflicts
b. Once the above menu appears, follow the instructions given to complete the process of rebuilding a Mirrored set. Once the Mirrored Set is rebuilt, press the <Esc> key to return the main menu (as shown in the first screen on Page C-7).
a. If there is any conflicts in the RAID sets you've created earlier, use the Up and Down Arrow keys to select "Resolve Conflicts" in the main menu (as shown on the first screen on Page C-7) and press the <Enter> key, and the following screen will appear:
Page 99
Appendix C: Software Installation
C-13
V. Low Level Format (*Note)
(*Note: The function of Low Level Format is to cause the Hard Drive to be completely reformatted.)
a. In the main menu (as shown in the first screen on Page C-7), use the up and down arrow keys to highlight the item-Low Level Format as shown in the following screen:
b. Once the above menu appears, follow the instructions given to complete the process of Resolving Conflicts. Once this process is completed, press the <Esc> key to return the main menu (as shown in the first screen on Page C-3).
b. When the above screen appears, press the <Enter> key to select this feature. The following screen will appear:
Page 100
C-14
SUPER X5DPR-TG2+ User's Manual
c. When the above screen appears, use the up and down arrow keys to specify the drive you wish to reformat and press the <Enter> key. The following screen will appear:
d. When the above screen appears, you are prompted "Are you sure? Y(es)/N(o)?" In the space provided, type Y to confirm the selection or type N to cancel the selection. Once you've typed "Y" and press the <Enter> key, the HDD specified will be reformatted, and you can exit the Low Level Reformat menu by pressing the <Esc> key to return to the main menu.
Loading...