TD352 is an advanced gate driver for IGBT and
power MOSFET. Control and protection functions
are included and allow the design of high reliability
systems.
Innovative active Miller clamp function avoids the
need of negative gate drive in most applications
and allows the use of a simple bootstrap supply
for the high side driver.
TD352
Advanced IGBT/MOSFET Driver
N
DIP-8
(Plastic Package)
D
SO-8
(Plastic Micropackage)
TD352 includes an adjustable turn-on delay. This
Pin Connections (top view)
feature can be used to implement reliable
deadtime between high and low sides of a half
bridge. External resistor and capacitor are used to
provide accurate timing.
Applications
■1200V 3-phase inverter
■Motor control systems
■UPS
VREF
TD352
CDVL
DESAT
Order Codes
Part NumberTemperature RangePackagePackagingMarking
ToperOperating Free Air Temperature Range-40 to 125°C
3/13
TD352Electrical Characteristics
3 Electrical Characteristics
Table 4.T
SymbolParameterTest ConditionMinTypMaxUnit
Input
VtonIN turn-on threshold voltage0.81.0V
VtoffIN turn-off threshold voltage4.04.2V
IinpIN Input currentIN input voltage < 4.5V1
Voltage reference - Note 1
VrefVoltage referenceT=25°C4.855.005.15V
IrefMaximum output current10mA
Clamp
VtclampCLAMP pin voltage threshold2.0V
VCLClamp low voltageIcsink=500mA2.5V
Delay
VtdelVoltage threshold2.5V
RdelDischarge resistorI=1mA500
Desaturation protection
VdesDesaturation thresholdVH-2
IdesSource current250µA
Outputs
IsinkOutput sink currentVout=6V10001700mA
IsrcOutput source currentVout=VH-6V7501300mA
VOL1Output low voltage 1Iosink=20mA0.35V
VOL2Output low voltage 2Iosink=500mA2.5V
VOH1Output high voltage 1Iosource=20mAVH-2.5V
VOH2Output high voltage 2Iosource=500mAVH-4.0V
trRise timeCL=1nF, 10% to 90%100ns
tfFall timeCL=1nF, 90% to 10%100ns
tdonTurn on propagation delay
tdoffTurn off propagation delay10% output change400ns
Under Voltage Lockout (UVLO)
UVLOHUVLO top threshold101112V
UVLOLUVLO bottom threshold91011V
VhystUVLO hysteresisVhyst=UVLOH-UVLOL0.51V
Supply current
IinQuiescent currentinput low, no load2.5mA
= -20 to 125°C, VH=16V (unless otherwise specified)
amb
10% output change:
Rd=4.7k, no Cd
Rd=11k, Cd=220pF1.82.0
500
2.2
µA
Ω
ς
ns
µs
Note:1.Recommended capacitor range on VREF pin is 10nF to 100nF
4/13
Functional DescriptionTD352
4 Functional Description
4.1 Input stage
TD352 IN input is clamped at about 5V to 7V. The input is triggered by the signal edge. When using an
open collector optocoupler, the resistive pull-up resistor can be connected to either VREF or VH.
Recommended pull-up resistor value with VH=16V are from 4.7k to 22k.
4.2 Voltage reference
A voltage reference is used to create accurate timing for the turn-on delay with external resistor and
capacitor. The same circuitry is also used for the two-level turn-off delay.
A decoupling capacitor (10nF to 100nF) on VREF pin is required to ensure good noise rejection.
4.3 Active Miller clamp:
The TD352 offers an alternative solution to the problem of the Miller current in IGBT switching
applications. Instead of driving the IGBT gate to a negative voltage to increase the safety margin, the
TD352 uses a dedicated CLAMP pin to control the Miller current. When the IGBT is off, a low impedance
path is established between IGBT gate and emitter to carry the Miller current, and the voltage spike on
the IGBT gate is greatly reduced.
During turn-off, the gate voltage is monitored and the clamp output is activated when gate voltage goes
below 2V (relative to VL). The clamp voltage is VL+4V max for a Miller current up to 500mA. The clamp
is disabled when the IN input is triggered again.
The CLAMP function doesn’t affect the turn-off characteristic, but only keeps the gate to the low level
throughout the off time. The main benefit is that negative voltage can be avoided in many cases, allowing
a bootstrap technique for the high side driver supply.
4.4 Turn-on delay
Turn-on (Ta) delay is programmable through external resistor Rd and capacitor Cd for accurate timing. T
is approximately given by:
T
(µs) = 0.7 * Rd (kohms) * Cd (nF)
a
The turn-on delay can be disabled by connecting the CD pin to VREF with a 4.7k resistor.
Input signals with ON-time smaller than T
are ignored.
a
4.5 Desaturation protection
Desaturation protection ensures the protection of the IGBT in the event of overcurrent. When the DESAT
voltage goes higher than VH-2V, the TD352 OUT pin is driven low. The fault state is only exit after powerdown and power-up.
A programmable blanking time is used to allow enough time for IGBT saturation. Blanking time is
provided by an internal current source and external C
capacitor, the T
des
blanking time value is given
bdes
by:
= V
T
bdes
At VH=16V, T
(µs) = 0.056 * C
T
bdes
des
* C
/ I
des
des
is approximately given by:
bdes
des
(pF)
4.6 Output stage
The output stage is able to sink/source 1.7A/1.3A typical at 25°C and 1.0A/0.75A min. over the full
temperature range. This current capability is specified near the usual IGBT Miller plateau.
a
5/13
TD352Functional Description
4.7 Undervoltage protection
Undervoltage detection protects the application in the event of a low VH supply voltage (during start-up or
a fault situation). During undervoltage, the OUT pin is driven low (active pull-down for VH>2V, passive
pull-down for VH<2V.
Figure 2. Undervoltage protection
UVH
UVL
VH
Vccmin
OUT
FAULT
2V
6/13
Functional DescriptionTD352
Figure 3. Detailed internal schematic
UVLO
IN
VREF
D
ESAT
Comp_Input
7V
1V-4V
5V Vref
Comp_DelayOff
2.5V
S2
VH
250uA
Comp_Desat
VH-2V
S1
Control Block
Comp_Clamp
CLAMP
2V
VH
OUT
VL
rev. 2
7/13
TD352Timing Diagrams
5 Timing Diagrams
Figure 4. General turn-on and turn-off sequence
IN
CD
OUT
CLAMP
Vge
Vce
Ta
VL level
Twin
VH level
Twout
Open
VH level
Miller plateau
Figure 5. input and output waveform dynamic parameters
Twin
IN
(level mode)
IN
(edge mode)
Vton
VL level
Clamp threshold
Vtoff
Vtoff
OUT
Figure 6. Desaturation fault
IN
CD
OUT
DESAT
8/13
tdon
Vton
VH level
Twout
2.5V
Ta
VH-2V
Desat Blanking Time
tdoff
VH level
VL level
VL level
Typical Performance CurvesTD352
6 Typical Performance Curves
Figure 7. Quiescent current vs. temperatureFigure 8. Low level output voltage vs.
temperature
2.5
2.0
1.5
In (mA)
1.0
0.5
0.0
- 50-250255075100125
Temp (°C)
3.0
3.0
2.0
2.0
Iosink=500mA
Iosink=500mA
VOL-VL (V)
VOL -VL ( V)
1.0
1.0
Iosink=20mA
Iosink=20mA
0.0
0.0
-50-250255075100125
-50-250255075100125
Temp (°C)
Temp (°C)
Figure 9. Sink current vs. temperatureFigure 10. Rdel resistance vs. temperature
Isink (mA)
2000
1800
1600
1400
1200
500
400
300
200
Rdel (Ohms)
100
1000
-50- 250255075100125
Temp (°C)
Figure 11. High level output voltage vs.
temperature
4.0
4.0
3.0
3.0
Iosource=500mA
Iosource=500mA
2.0
2.0
VH-VOH (V)
VH- VOH (V)
1.0
1.0
0.0
0.0
-50-250255075100125
-50-250255075100125
Temp (°C)
Temp (°C)
Iosource=20mA
Iosource=20mA
0
-50-250 255075100125
Temp (°C)
Figure 12. Source current vs. temperature
1600
1400
1200
Isrc (mA)
1000
800
-50-250255075100125
Temp (°C)
9/13
TD352Application Diagrams
7 Application Diagrams
Figure 13. Single supply IGBT drive with active Miller clamp
VH
4.7k
INVH
VREF
CD
DESAT
Vref
Delay
Desat
UVLO
Control Block
OUT
VL
CLAMP
TD352
Figure 14. Use of DESAT input for direct overcurrent detection
VH
Vref
4.7k
INVH
VREF
CD
Vref
Delay
UVLO
OUT
VL
16V
16V
DESAT
Desat
Control Block
CLAMP
TD352
Figure 15. Large IGBT drive with negative voltage gate drive and optional current buffers
VH
16V
-10V
4.7k
INVH
VREF
DESAT
CD
Vref
Delay
Desat
UVLO
Optional
OUT
VL
Control Block
TD352
CLAMP
Optional
10/13
Package Mechanical DataTD352
8 Package Mechanical Data
8.1 DIP-8 Package
Plastic DIP-8 MECHANICAL DATA
DIM.
A3.30.130
a10.70.028
B1.391.650.0550.065
B10.911.040.0360.041
b0.50.020
b10.380.50.0150.020
D9.80.386
E8.80.346
e2.540.100
e37.620.300
e47.620.300
F7.10.280
I4.80.189
L3.30.130
Z0.441.60.0170.063
MIN.TYPMAX.MIN.TYP.MAX.
mm.inch
P001F
11/13
TD352Package Mechanical Data
8.2 SO-8 Package
SO-8 MECHANICAL DATA
DIM.
A1.351.750.0530.069
A10.100.250.040.010
A21.101.650.0430.065
B0.330.510.0130.020
C0.190.250.0070.010
D4.805.000.1890.197
E3.804.000.1500.157
e1.270.050
H5.806.200.2280.244
h0.250.500.0100.020
L0.401.270.0160.050
k˚ (max.)
ddd0.10.04
MIN.TYPMAX.MIN.TYP.MAX.
mm.inch
8
12/13
0016023/C
Revision HistoryTD352
9 Revision History
DateRevisionDescription of Changes
01 Dec. 20041First Release
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences
of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted
by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject
to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not
authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a registered trademark of STMicroelectronics
All other names are the property of their respective owners