STMicroelectronics EVALSTGAP2SICS User Manual
UM2849
User manual
EVALSTGAP2SICS: isolated 4 A single gate driver demonstration board
Introduction
The EVALSTGAP2SICS board allows evaluating all the STGAP2SICS features while driving a half-bridge power stage with
voltage rating up to 1200 V in a TO-220 or TO-247 package.
This document refers to both the EVALSTGAP2SICS and EVALSTGAP2SICSC board because the two boards are the same
with different default configuration (see Table 2 and Table 7).
The board allows easily selecting and modifying the values of the relevant external components in order to facilitate the driver’s
performance evaluation under different applicative conditions and fine pre-tuning of the final application’s components.
Figure 1. EVALSTGAP2SICS demonstration board
UM2849 - Rev 1 - March 2021
For further information contact your local STMicroelectronics sales office.
www.st.com
1 Board description and configuration
The board allows tuning several design parameters, giving the possibility to evaluate and optimize the
performance and switching characteristics of the power stage.
The user can select and mount the power switch of choice in either a TO-220 or TO-247 package; the board also
allows installing an optional heat-sink.
The demonstration board comes populated with isolated DC-DC converters in the standard SIP7 package to
supply the gate driving section, which significantly reduce the effort to supply the system and allows fast and easy
evaluation of the gate driving performances.
The board is compatible with the whole STGAP2SIC family in an SO-8W package, so it is possible to evaluate the
part number of interest just by replacing the gate driver.
Figure 2 shows the position of the main components and connectors on the board.
Figure 2. EVALSTGAP2SICS – Main components and connectors position
UM2849
Board description and configuration
UM2849 - Rev 1
Table 1. Board connectors
Name
J4 1 - 2 DCDCL Low-side VH supply voltage
J3 1 - 2 DCDCH High-side VH supply voltage
J2
J1
Pin Label Description
1 IN+_H High-side driver logic input, active high
2 IN-_H High-side driver logic input, active low
3 IN+_L Low-side driver logic input, active high
4 IN-_L Low-side driver logic input, active low
page 2/11
Logic supply voltage (VDD)
Name Pin Label Description
J2
J1
CN3 1 GNDPWR Power ground
CN2 1 OUT Power stage output
CN1 1 HV High voltage power supply
5 GND Logic ground
6 VDD Logic supply voltage
7 AUX Auxiliary power supply
Table 2. Board jumpers setting
Jumper Permitted configurations Default condition
JP3
JP4 Input signals configuration: IN-_L connected to IN+_H Closed
JP5 Input signals configuration: IN+_L connected to IN-_H Closed
JP6 Input signals configuration: IN-_L connected to IN-_H Open
JP2
JP1
JP8
JP7
JP9
JP14
JP12
JP13
JP10
JP11
JP15
JP17
JP16
JP18 VDD logic supply configuration (refer to Table 3) Closed 2-3
HS gate voltage configuration: selection of negative voltage (refer to
Table 5)
HS gate resistor configuration: connection of CLAMP pin to power
gate
HS gate resistor configuration: connection of GOFF pin to turn-off
gate path
LS gate resistor configuration: connection of CLAMP pin to power
gate
LS gate resistor configuration: connection of GOFF pin to turn-off
gate path
LS gate voltage configuration: selection of negative voltage (refer to
Table 5 )
LS gate voltage configuration: direct connection of DCDCL+ to VH_L
net
HS gate voltage configuration: connection of DCDCH 0V output
reference to OUT net
HS gate voltage configuration: connection of DCDCH- to GNDISO_H
net
HS gate voltage configuration: direct connection of DCDCH+ to
VH_H net
HS gate voltage configuration: selection of positive voltage (refer to
Table 5)
LS gate voltage configuration: selection of positive voltage (refer to
Table 5)
LS gate voltage configuration: connection of DCDCL- to GNDISO_L
net
LS gate voltage configuration: connection of DCDCL 0V output
reference to GNDPWR net
Closed
Open in EVALSTGAP2SICS
Closed in EVALSTGAP2SICSC
Closed in EVALSTGAP2SICS
Open in EVALSTGAP2SICSC
Open in EVALSTGAP2SICS
Closed in EVALSTGAP2SICSC
Closed in EVALSTGAP2SICS
Open in EVALSTGAP2SICSC
Closed
Open
Open
Closed
Open
Closed
Closed
Closed
Open
UM2849
1.1 Logic supply voltage (VDD)
It is possible to provide the gate driver control logic supply VDD in three alternative ways to match driver input
threshold with the controlling signals voltage swing:
UM2849 - Rev 1
page 3/11
UM2849
Gate driver supply voltage (VH)
• Using the on-board 3.3 V Zener D10 regulator to supply VDD. The Zener is supplied from DC-DC input
voltage VAUX. So only the 5 V VAUX DC-DC supply input is powered to supply the whole system (default
configuration).
• Supplying externally VDD net from J1 or J2 (pin 6) with a voltage between 3 V and 5.5 V.
• Supplying externally VDD and VAUX together (VDD max. 5.5 V).
In case the default option is not used, it is required to modify JP18 according to Table 3 and R15 according to
Table 4 also to avoid regulator component damage.
Table 3. Logic supply voltage selection (VDD)
VDD JP18 Note
3.3 V, on-board (default) 2-3 closed VDD generated from VAUX with Zener diode D10
3.3 V, external Open VDD directly supplied from J1 or J2 (pin 6)
VDD = VAUX, external 1-2 closed VDD and VAUX (DC-DC supply) tied together by JP18
The R15 resistor value has been selected for using 5 V input DC-DC module. If a different VAUX input voltage is
used, follow Table 4 to modify resistor R15 (which biases Zener D10) to avoid resistor overheating.
Table 4. R17 value selection with a 3.3 V Zener diode D10 regulator
DCDC module supply input voltage VAUX R15 JP18
3.3 V Do not care 1-2 closed
5 V (default) 240 Ω 2-3 closed or JP18 open
12 V 1200 Ω 2-3 closed or JP18 open
15 V 1500 Ω 2-3 closed or JP18 open
24 V 2700 Ω 2-3 closed or JP18 open
1.2 Gate driver supply voltage (VH)
It is possible to provide the gate driver supply voltage VH in several alternative ways:
• Using isolated DC-DC converters in the standard SIP7 package (U3, U4)
• Using the bootstrap diode D2 by supplying the low-side driver via J4 and mounting the resistor R5 (initial
suggested value 10 Ω)
• Supplying directly J3 and J4 connectors (not mounted) with two separated isolated supplies.
The faster, easier and safer way to supply the board is by using isolated DC-DC converters.
The bootstrap diode supplying method is much simpler and less expensive but does not allow evaluating negative
gate driving voltage. The bootstrap diode is 1200 V rated, if a higher bus voltage is required the diode must be
replaced accordingly.
Supplying externally via J3 and J4 is in general not recommended, unless using supplies specifically designed for
this purpose (with high voltage isolation) or batteries.
Supplies provided from the optional DC-DC or from J3 and J4 connectors are post regulated in order to allow an
easy modification of the gate driving voltages. Some predefined supply voltages can be selected through solder
jumpers; further tuning can be made by changing the value of the relevant Zener diodes.
UM2849 - Rev 1
page 4/11
Loading...