ST TS612 User Manual

查询TS612IDT供应商

DUAL WIDE BAND OPERATIONAL AMPLIFIER

■ LOW NOISE : 3nV/√Hz, 1.2pA/√Hz

■ HIGH OUTPUT CURRENT : 200mA

■ VERY LOW HARMONIC AND INTERMODU-

LATION DISTORTION

■ HIGH SLEW RATE : 40V/µs

■ SPECIFIED FOR 25Ω LOAD

TS612

WITH HIGH OUTPUT CURRENT

D

SO20 Batwing

(Plastic Micropackage)

DESCRIPTION

The TS612 is a dual operational amplifier featur­ing a high output current (200mA min.), large
gain-bandwidth product (130MHz) and capable of
driving a 25Ω load with a 160mA output current at
±6V power supply.

This device is particularly intended for applications
where multiple carriers must be amplified simulta­neously with very low intermodulation products.

The TS612 is housed in SO20 batwing plastic
package for a very low thermal resistance. It is
also available in TSSOP14 plastic package. This
tiny package comes very interesting for surface
saving.

The TS612 is fitted out with Power Down function
in order to decrease the consumption.

APPLICATION

■ UPSTREAM line driver for Asymmetric Digital

Subscriber Line (ADSL) (NT).

PT

TSSOP14

(Plastic Micropackage)

PIN CONNECTIONS (top view)

SO20batwing-TopView

Power Down 1

Invertinginput1

Non-invertinginput1

Ther malH eat Tabs
connectedto-Vcc

Non-Invertinginput2

Invertinginput2

Power Down 2

Vcc-

Vcc-

Vcc-

Vcc-

1

_

2

3

+

4
5

6
7
8

+
_

9

10

20
19

18

17
16
15
14
13

12
11

Vcc+1

Output1

Vcc-

Vcc-

Vcc-

Vcc-

Vcc-

GND

Output2

Vcc+2

ThermalHeat Tabs
connectedto -Vcc

ORDER CODE

Part

Number

Temperature

Range

TS612ID -40, +85°C •
TS612IPT -40, +85°C •

D=Small Outline Package (SO) - also available in Tape & Reel (DT)

P=Thin Skrink Small Outline Package -only available inTape &Reel (PT)

May 2001

Package

DP

Non-invertinginput 2

Invertinginput 2

Power Down 2

Vcc+2

Output 2

GND

NC

1
2
3
4

5
6
7

TSSOP14 - TopV iew

+
_

14
13

+
_

12

11
10

9
8

NC

Non-Invertinginput 1
Invertinginput 1

PowerDown 1

Vcc+1
Output1

Vcc-

1/10

TS612

ABSOLUTE MAXIMUM RATINGS

Symbol Parameter Value Unit

V

T

T

Supply voltage

CC

V

Differential Input Voltage

id

V

in Input Voltage Range

Operating Free Air Temperature Range TS612ID, TS612IPT -40 to + 85 °C

oper

Storage Temperature -65 to +150 °C

std

T

Maximum Junction Temperature 150 °C

j

Output Short Circuit Duration

SO20-Batwing

R
R
P

Thermal Resistance Junction to Case 25 °C/W

thjc

Thermal Resistance Junction to Ambient Area 45 °C/W

thja

Maximum Power Dissipation (@25°C) 2.7 W

max.

TSSOP14

R
R
P

1. All voltages values, except differential voltage are with respect to network terminal.

2. Differential voltages are non-inverting input terminal with respect to the inverting input terminal.

3. The magnitude of input and output voltages must never exceed V

4. An output current limitation protects the circuit from transient currents. Short-circuits can cause excessive heating.
Destructive dissipation can result from short circuit on amplifiers.

Thermal Resistance Junction to Case 32 °C/W

thjc

Thermal Resistance Junction to Ambient Area 110 °C/W

thja

Maximum Power Dissipation (@25°C) 1.1 W

max.

1)

2)

3)

+0.3V.

CC

±7V
±2V
±6V

4)

OPERATING CONDITIONS

Symbol Parameter Value Unit

V

V

Supply Voltage ±2.5 to ±6V

CC

Common Mode Input Voltage

icm

(V

CC

-

)+2to(V

CC

+

)-1

ELECTRICAL CHARACTERISTICS

VCC= ±6Volts, T

Symbol Parameter Test Condition Min. Typ. Max Unit

=25°C (unless otherwise specified)

amb

DC PERFORMANCE

V

Input Offset Voltage

io

∆V

Differential Input Offset Voltage

io

I

Input Offset Current

io

I

Input Bias Current

ib

CMR Common Mode Rejection Ratio

SVR Supply Voltage Rejection Ratio

I

TotalSupply Current per Operator

CC

T

amb

T

min.<Tamb<Tmax.

T

=25°C

amb

T

amb

T

min.<Tamb<Tmax.

T

amb

T

min.<Tamb<Tmax.

Vic= ±2V, T
T

min.<Tamb<Tmax.

amb

Vic= ±6V to ±4V, T
T

min.<Tamb<Tmax.

No load, V

out

=0

amb

-6 -1 6
10

6mV

0.2 3
5

515

30
90 108
70
70 88
50

14 mA

V

mV

µA

µA

dB

dB

2/10

TS612

Symbol Parameter Test Condition Min. Typ. Max Unit

DYNAMIC PERFORMANCE and OUTPUT CHARACTERISTICS

I

= 160mA

V

High Level OutputVoltage

OH

V

Low Level Output Voltage

OL

A

Large Signal Voltage Gain

VD

GBP Gain Bandwidth Product

SR Slew Rate

I

sink

I

source

ΦM14

ΦM6

Output Short Circuit Current

Phase Margin at A
Phase Margin at A

= 14dB RL=25Ω//15pF

VCL

= 6dB RL=25Ω//15pF

VCL

NOISE AND DISTORTION

en Equivalent Input Noise Voltage f = 100kHz 3 nV/√Hz

in Equivalent Input Noise Current f = 100kHz 1.2 pA/√Hz

THD TotalHarmonic Distortion

HD2

HD2

HD3

HD3

IM2

IM3

2nd Harmonic Distortion

-10

2nd Harmonic Distortion

+2

3rd Harmonic Distortion

+2

3rd Harmonic Distortion

-10

2nd Order Intermodulation Product

-10

3rd Order Intermodulation Product

-10

out

connected to GND

R

L

I

= 160mA

out

connected to GND

R

L

V

= 7V peak

out

=25Ω,T

R

L

T

min.<Tamb<Tmax.

A

VCL

= 100Ω

R

L

A

VCL

V

= ±1V, T

id

T

min.<Tamb<Tmax.

V

out

A

VCL

=25Ω//15pF

R

L

V

out

A

VCL

amb

= +11, f = 20MHz

= +7, RL=50Ω

amb

= 4Vpp, f = 100kHz

= -10

= 4Vpp, f = 100kHz

= -10

Load =25Ω//15pF
V

= 4Vpp, f = 100kHz

out

=+2

A

VCL

Load =25Ω//15pF
V

= 4Vpp, f = 1MHz

out

=+2

A

VCL

Load =25Ω//15pF
V

= 4Vpp, f = 100kHz

out

= -10

A

VCL

Load =25Ω//15pF
F1 = 80kHz, F2 = 70kHz

V

= 8Vpp, A

out

VCL

= -10

Load = 25Ω//15pF
F1 = 80kHz, F2 = 70kHz

V

= 8Vpp, A

out

VCL

= -10

Load = 25Ω//15pF

4 4.5 V

-4.5 -4 V

6500 11000
5000

80 130 MHz

23 40 V/µs

±200 ±320
±180

60 °
40 °

-69 dB

-70 dBc

-74 dBc

-79 dBc

-80 dBc

-77 dBc

-77 dBc

V/V

mA

3/10

TS612

POWER DOWN MODE VCC= ±6Volts, T

amb

=25°C

Symbol Parameter Min. Typ. Max Unit

Thershold Voltage for Power Down Mode

V

pdw

High Level 2 3.3

Icc

R
C

Power Down Mode Current Consumption 75 µA

pdw

Power Down Mode Ouput Impedance 1.4 ΜΩ

pdw

Power Down Mode Output Capacitance 33 pF

pdw

STANDBY CONTROL OPERATOR STATUS

pin (1)

operator 1

V

high level

V

high level

V

lowlevel

V

lowlevel

POWER DOWN EQUIVALENT SHEMATIC

V

cc +

.

.

+

_

Vcc-

OUPUT IMPEDANCE IN POWER DOWN MODE

In Power Down Mode the output of the driver is in
”high impedance” state. It is really the case for the
static mode. Regarding the dynamic mode,the im­pedance decreases due to a capacitive effect of

..

.

pin (7)

operator 2

V

low level

V

high level

V

low level

V

high level

POWER

DOWN

Ouput

operator 1 operator 2

Standby Active
Standby Standby

Active Active
Active Standby

3rd ORDER INTERMODULATION

(2 tones : 70kHz and 80kHz)

0

-10

-20

-30

-40

-50

-60

IM3 (dBc)

-70

-80

-90

-100

90kHz

230kHz

60kHz

1 1,5 2 2,5 3 3,5 4 4,5

220kHz

Vout peak (V)

2nd ORDER INTERMODULATION

Spurious measurement @ 100kHz
(2 tones : 180kHz and 280kHz)

-55

the collector-substrat and base collector junction.
The impedance behaviour comes capacitive, typi­cally: 1.4MΩ // 33pF.

-60

VLow Level 0 0.8

INTERMODULATION DISTORTION

The curves shown below are the measurements
results of a single operator wired as an adder with
a gain of 15dB.
The operational amplifier is supplied bya symmet­ric ±6V and is loaded with 25Ω.
Two synthesizers (Rhode & Schwartz SME) gen­erate two frequencies (tones) (70 & 80kHz or 180
& 280kHz).
An HP3585spectrum analyzer measures the spu­rious level at different frequencies.
The curves are traced for different output levels
(the value in the X ax is the value of each tone).
The output levels of the two tones are the same.
The generators and spectrum analyzer are phase
locked to enhance measurement precision.

IM2 (dBc)

-65

-70

1,5 2 2,5 3 3,5 4 4,5

Vout peak(V)

3rd ORDER INTERMODULATION

(2 tones : 180kHz and 280kHz)

0

-10

-20

-30

-40

-50

-60

IM3 (dBc)

-70

-80

-90

-100

80kHz

380kHz

640kHz

740kHz

1 1,5 2 2,5 3 3,5 4 4,5

Vout peak (V)

4/10

TS612

Closed Loop Gain and Phase vs. Frequency

Closed Loop Gain and Phase vs. Frequency

Gain=+2, Vcc=±6V, RL=25Ω

10

Gain

0

Phase

-10

Gain (dB)

-20

-30

10kHz 100kHz 1MHz 10MHz 100MHz

Frequency

Closed Loop Gain and Phase vs. Frequency

Gain=+11, Vcc=±6V, RL=25Ω

30

Gain

20

10

Phase

0

Gain (dB)

-10

-20

200

100

0

-100

-200

200

100

0

Phase (degrees)

-100

Gain=+6, Vcc=±6V, RL=25Ω

20

Gain

15

10

5

Phase

0

-5

Phase (degrees)

Gain (dB)

-10

-15

-20

10kHz 100kHz 1MHz 10MHz 100MHz

Equivalent Input Voltage Noise

Gain=+100, Vcc=±6V, no load

20

15

10

en (nV/VHz)

5

Frequency

100

200

100

0

Phase (degrees)

-100

-200

+

_

10k

-30

10kHz 100kHz 1MHz 10MHz 100MHz

Frequency

Maximum Output Swing

Vcc=±6V, RL=25Ω

5
4
3
2

1

0

-1

swing (V)

-2

-3

-4

-5
0246810

input

Time (µs)

5/10

output

-200

0

100Hz 1kHz 10kHz 100kHz 1MHz

Frequency

Channel Separation (Xtalk) vs. Frequency

XTalk=20Log(V2/V1), Vcc=±6V, RL=25Ω

VIN

100Ω

100Ω

49.9Ω

49.9Ω

+
_

1kΩ

+
_

1kΩ

100kHz

V1

25Ω

V2

25Ω

1MHz

Frequency

Xtalk (dB)

-100

-10

-20

-30

-40

-50

-60

-70

-80

-90

10kHz

10MHz

TYPICAL APPLICATION : TS612 AS DRIVER

FOR ADSL LINE INTERFACES

A SINGLE SUPPLY IMPLEMENTATION WITH PASSIVE

OR ACTIVE IMPEDANCE MATCHING

by C. PRUGNE

ADSL CONCEPT

Asymmetric Digital Subscriber Line (ADSL), is a
new modem technology, which converts the exist­ing twisted-pair telephone lines into access paths
for multimedia and high speed data communica­tions.

ADSL transmits more than 8 Mbps to asubscriber,
and can reach 1Mbps from the subscriber to the
central office. ADSL can literally transform the ac­tual public information network by bringing mov­ies, television, video catalogs, remote CD-ROMs,
LANs, and the Internet into homes.

An ADSL modem is connected to a twisted-pair
telephone line, creating three information chan­nels: a high speed downstream channel (up to

1.1MHz) depending on the implementation of the
ADSL architecture, a medium speed upstream
channel (up to 130kHz) and a POTS (Plain Old
Telephone Service), split off from the modem by
filters.

THE LINE INTERFACE - ADSL Remote
Terminal (RT):

The Figure1 shows a typical analog line interface
used for ADSL. The upstream and downstream
signals are separated from the telephone line by
using an hybrid circuit and a line transformer. On
this note, the accent will bemade on the emission
path.

Figure 1 : Typical ADSL Line Interface

high output
current

digital to
analog

digital
treatment

analogto
digital

emission
(analog)

reception
(analog)

LPfilter

TS612ID
Line Driver

reception
circuits

upstream

impedance
matching

downstream

HYBRID

CIRCUIT

twisted-pair
telephone
line

The TS612 is used as a dual line driver for the up­stream signal.
For the remote terminal it is required to create an
ADSL modemeasy to plug in aPC. Insuchanap­plication, the driver should be implemented with a
+12 voltssinglepowersupply.This +12V supply is
available on PCI connector of purchase.

The figure 2 shows a single +12V supply circuit
that uses the TS612 as a remote terminal trans­mitter in differential mode.

Figure 2 : TS612 as a differential line driver with

a +12V singlesupply

100n

+12V

1k

Vi

Vi Vo

100n

10µ 100n

1k

GND

47k

47k

+12V

+
_

GND

R2

R1

R3

+12V

+
_

GND

12.5

12.5

1µ

10n

Vo

25Ω 100Ω

1:2

Hybrid
&
Transformer

The driver is biased with a mid supply (nominaly
+6V), in order to maintain the DC component of
the signal at +6V. This allows the maximum dy­namic range between 0 and +12 V. Several op­tions are possibleto provide thisbias supply(such
as a virtual ground using anoperational amplifier),
such as a two-resistance divider which is the
cheapest solution. A high resistance value is re­quired to limit the current consumption. On the
other hand, the current must be high enough to
bias theinverting input of the TS612. If we consid­er this bias current (5µA) as the1% of the current
through the resistance divider (500µA) to keep a
stable mid supply, two 47kΩ resistances can be
used.

The input provides two high pass filters with a
break frequency of about 1.6kHz which is neces­sary toremove theDC component of the input sig­nal. To avoid DC current flowing in the primary of
the transformer, an output capacitor is used.

6/10

TS612

The 1µF capacitance provides a path for low fre­quencies, the 10nF capacitance provides a path
for high end of the spectrum.

In differential mode the TS612 is able to deliver a
typical amplitude signal of 18V peak to peak.

The dynamic line impedance is 100Ω. The typical
value of the amplitude signal required on the line
is up to 12.4V peak to peak. By using a 1:2 trans­former ratio the reflected impedance back to the
primary will be a quarter (25Ω) and therefore the
amplitude of the signal required with this imped­ance will be the half (6.2 V peak to peak). Assum­ing the 25Ω series resistance (12.5Ω for both out­puts) necessary for impedance matching, the out­put signal amplitude required is 12.4 V peak to
peak. This value is acceptable for the TS612. In
this case theload impedance is 25Ω for each driv­er.

For the ADSL upstream path, a lowpass filter is
absolutely necessary to cutoff the higher frequen­cies from the DAC analog output. In this simple
non-inverting amplification configuration, it will be
easy to implement a Sallen-Key lowpass filter by
using the TS612. For ADSL over POTS, a maxi­mum frequency of 135kHz is reached. For ADSL
over ISDN, the maximum frequency will be
276kHz.

INCREASING THE LINE LEVEL BY USING AN
ACTIVE IMPEDANCE MATCHING

With passive matching, the output signal ampli­tude of the driver must be twice the amplitude on
the load. To go beyond this limitation an active
maching impedance can be used. With this tech­nique it is possible to keep good impedance
matching with an amplitude on the load higher
than the half of the ouput driver amplitude. This
concept is shown in figure3 for a differential line.

Figure 3 : TS612 as a differential line driver with

an active impedance matching

100n

+12V

1k

Vi

Vi Vo

100n

10µ 100n

1k

GND

47k

47k

+12V

+

_

R2

R3

R1

R5

R4

+

_

GND

+12V

GND

12.5

Vo°

Vo°

12.5

1µ

10n

Vo

Hybrid
&

25Ω 100Ω

Transformer

1:2

Component calculation:

Let us consider the equivalent circuit for a single
ended configuration, figure4.

Figure 4 : Single ended equivalent circuit

+

Vi

_

R2

R1

1/2

R3

Vo°

Rs1

Vo

-1

RL

1/2

Let us consider the unloaded system. Assuming
the currents through R1, R2 and R3

as respectively:

2Vi

Vi Vo°–()

---------

------------------------- -

,

R1

R2

Vi Vo+()

----------------------- -

and

R3

As Vo° equals Vo without load, the gain in this
case becomes :

2 R 2

R 2

---------- -

R 1

R2

-------

1

–

R3

-------

R 3

1

Vo nol oad()

------------------------------ -

G

==

Vi

++

---------------------------------- -

The gain, for the loaded system will be (1):

2R2

R 2

---------- -

Vo withload()

------------------------------------

GL

Vi

1

++

1

---

---------------------------------- -

2

R 1

R2

-------

1

–

R3

-------

R 3

1(),==

As shown in figure5, this system is an ideal gener­ator with a synthesized impedance as the internal
impedance of the system. From this, the output
voltage becomes:

Vo ViG()RoIout()–= 2(),

with Ro the synthesized impedance and Iout the
output current. On the other hand Vo can be ex­pressed as:

2R2



Vi 1



---------------------------------------------- -

Vo

++

1

R 2

---------- -

-------

R1

R 3

R2

--- ----

–

R3

Rs1Iout

---------------------

R2

-------

1

–

R3

3(),–=

By identification of both equations (2) and (3), the
synthesized impedance is, with Rs1=Rs2=Rs:

Rs

---------------- -

Ro

1

4(),=

R2

------ -

–

R3

7/10

TS612

Figure 5 : Equivalent schematic. Ro is the

synthesized impedance

Ro

Vi.Gi

Iout

1/2

RL

Unlike the level Vo° required for a passive imped­ance, Vo°willbe smaller than2Vo in our case. Let
us write Vo°=kVo with k the matching factor vary­ing between 1 and 2. Assuming that the current
through R3 is negligeable, it comes the following
resistance divider:

kVoRL

---------------------------

Ro

=

RL 2Rs1+

After choosing the k factor, Rs will equal to
1/2RL(k-1).
A good impedance matching assumes:

1

---

Ro

RL 5(),=

2

From (4) and (5) it becomes:

R2

-------

R3

2 Rs

--------- -

1

RL

6(),–=

By fixing an arbitrary value for R2, (6) gives:

R2

-------------------

R3

=

2Rs

--------- -

1

–

RL

Finally, the values of R2 andR3allow us to extract
R1 from (1), and it comes:

---------------------------------------------------------

R 1

21

2 R 2

R2



-------

–

R3

GL 1–



7(),=

R2

------ -

–

R3

with GL the required gain.

CAPABILITIES

The table below shows the calculated compo­nents for different values of k. In this case
R2=1000Ω and the gain=16dB. The last column
displays the maximum amplitude level on the line
regarding the TS612 maximum output capabilities
(18Vpp diff.) and a 1:2 line transformer ratio.

Active matching

TS612 Output

R1

k

(Ω)R3(Ω)Rs(Ω)

1.3 820 1500 3.9 8 27.5

1.4 490 1600 5.1 8.7 25.7

1.5 360 2200 6.2 9.3 25.3

1.6 270 2400 7.5 9.9 23.7

1.7 240 3300 9.1 10.5 22.3
Passive matching 12.4 18

Level to get

12.4Vpp on
the line

(Vpp diff)

Maximum
Line level

(Vpp diff)

POWER CONSUMPTION IN COMMUNICATION
Conditions:

Passive impedance matching
Transformer turns ratio: 2
Power Supply: 12V
Maximun level required on the line: 12.4Vpp
Maximum output level of the driver: 12.4Vpp
Crest factor: 5.3 (Vp/Vrms)
Power Supply: 12V
The TS612 power consumption during emission
on 900 and 4550 meter twisted pair telephone
lines: 450mW

GL (gain for the
loaded system)

R1 2R2/[2(1-R2/R3)GL-1-R2/R3]
R2 (=R4) Abritrary fixed
R3 (=R5) R2/(1-Rs/0.5RL)

Rs 0.5RL(k-1)

GL is fixed for the application requirements
GL=Vo/Vi=0.5(1+2R2/R1+R2/R3)/(1-R2/R3)

8/10

TS612

PACKAGE MECHANICAL DATA

20 PINS - PLASTIC MICROPACKAGE (SO)

Dim.

Min. Typ. Max. Min. Typ. Max.

A 2.65 0.104
a1 0.1 0.3 0.004 0.012
a2 2.45 0.096

b 0.35 0.49 0.014 0.019

b1 0.23 0.32 0.009 0.013

C 0.5 0.020
c1 45° (typ.)

D 12.6 13.0 0.496 0.512

E 10 10.65 0.394 0.419

e 1.27 0.050

e3 11.43 0.450

F 7.4 7.6 0.291 0.299

L 0.5 1.27 0.020 0.050
M 0.75 0.030
S8°(max.)

Millimeters Inches

9/10

PACKAGE MECHANICAL DATA

14 PINS - THIN SHRINK SMALL OUTLINE PACKAGE (TSSOP)

TS612

c

E1

A

A2

A1

b

D

C

aaa

0,25 mm
.010 inch

GAGE PLANE

PLANE

SEATING

14

PIN 1 IDENTIFICATION

k

L

L1

C

E

e

78

1

Millimeters Inches

Dim.

Min. Typ. Max. Min. Typ. Max.

A 1.20 0.05

A1 0.05 0.15 0.01 0.006
A2 0.80 1.00 1.05 0.031 0.039 0.041

b 0.19 0.30 0.007 0.15

c 0.09 0.20 0.003 0.012
D 4.90 5.00 5.10 0.192 0.196 0.20
E 6.40 0.252

E1 4.30 4.40 4.50 0.169 0.173 0.177

e 0.65 0.025

k0° 8°0° 8°

l 0.50 0.60 0.75 0.09 0.0236 0.030

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibil ity for the
consequences of use of such information nor for any infringementof patents or other rights of third parties which may resultfrom
its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications
mentioned in this publication are subject to change without notice. This publ ication supersedes and replaces all information
previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or
systems withou t express written approval of STMicroelectronics.

 The ST logo is a registered trademark of STMicroelectronics

 2001 STMicroelectronics - Printed in Italy - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil- China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco

Singapore - Spain - Sweden - Switzerland - United Kingdom

http://www.st.com

10/10