ST TL072, TL072A, TL072B User Manual

TL072, TL072A, TL072B

Low noise JFET dual operational amplifiers

Features

■Wide common-mode (up to VCC+) and differential voltage range

■Low input bias and offset current

■Low noise en = 15 nV/√Hz (typ)

■Output short-circuit protection

■High input impedance JFET input stage

■Low harmonic distortion: 0.01% (typical)

■Internal frequency compensation

■Latch-up free operation

■High slew rate: 16 V/µs (typ)

Description

The TL072, TL072A and TL072B are high speed JFET input dual operational amplifiers incorporating well matched, high voltage JFET and bipolar transistors in a monolithic integrated circuit.

The devices feature high slew rates, low input bias and offset current, and low offset voltage temperature coefficient.

Datasheet — production data

N

DIP8 (Plastic package)

D

SO-8

(Plastic micropackage)

Pin connections (top view)

1			8
2	-		7
3	+	-	6
4		+	5
1	- Output 1
2	- Inverting input 1
3	- Non-inverting input 1
4	-
	- VCC
5	- Non-inverting input 2
6	-Inverting input 2

7 - Output 2

8 - VCC+

July 2012

Doc ID 2298 Rev 7

1/16

This is information on a product in full production.

www.st.com

Schematic diagram	TL072, TL072A, TL072B

1 Schematic diagram

Figure 1. Schematic diagram

VCC

Non-inverting

input

Inverting

input

VCC

				1 0 0Ω
				200Ω
				Output
				1 0 0Ω
			30k	1/2 TL072
				8.2k
1.3k	35k	1.3k	35k	1 0 0Ω

2/16	Doc ID 2298 Rev 7

TL072, TL072A, TL072B	Absolute maximum ratings and operating conditions

2 Absolute maximum ratings and operating conditions

Table 1.	Absolute maximum ratings
Symbol	Parameter	TL072I, AI, BI		TL072C, AC,		Unit
					BC
VCC	Supply voltage (1)		±18			V
Vin	Input voltage (2)		±15			V
Vid	Differential input voltage (3)		±30			V
	Thermal resistance junction to ambient(4)
Rthja	SO-8		125			°C/W
	DIP8		85
	Thermal resistance junction to case (4)
Rthjc	SO-8		40			°C/W
	DIP8		41
	Output short-circuit duration (5)	Infinite
Tstg	Storage temperature range	-65 to +150				°C
	HBM: human body model(6)		1			kV
ESD	MM: machine model(7)		200			V
	CDM: charged device model(8)		1.5			kV

1.All voltage values, except differential voltage, are with respect to the zero reference level (ground) of the supply voltages where the zero reference level is the midpoint between VCC+ and VCC-.

2.The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 volts, whichever is less.

3.Differential voltages are the non-inverting input terminal with respect to the inverting input terminal.

4.Short-circuits can cause excessive heating. Destructive dissipation can result from simultaneous shortcircuits on all amplifiers.

5.The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

6.Human body model: 100 pF discharged through a 1.5 kΩ resistor between two pins of the device, done for all couples of pin combinations with other pins floating.

7.Machine model: a 200 pF cap is charged to the specified voltage, then discharged directly between two pins of the device with no external series resistor (internal resistor < 5 Ω). This is done for all couples of pin combinations with other pins floating.

8.Charged device model: all pins plus package are charged together to the specified voltage and then discharged directly to the ground.

Table 2.	Operating conditions
Symbol		Parameter	TL072I, AI, BI	TL072C, AC,	Unit
				BC
VCC		Supply voltage	6 to 36		V
Toper		Operating free-air temperature range	-40 to +105	0 to +70	°C

Doc ID 2298 Rev 7

3/16

Electrical characteristics					TL072, TL072A, TL072B
3	Electrical characteristics
Table 3.	Electrical characteristics at VCC = ±15V, Tamb = +25°C (unless otherwise specified)
		TL072I,AC,AI				TL072C
Symbol	Parameter		BC,BI							Unit
		Min.	Typ.	Max.	Min.		Typ.	Max.
	Input offset voltage (Rs = 50Ω)
	Tamb = +25°C
	TL072		3	10			3		10
	TL072A		3	6
Vio	TL072B		1	3						mV
	Tmin ≤ Tamb ≤ Tmax
	TL072			13					13
	TL072A			7
	TL072B
				5
DVio	Input offset voltage drift		10				10			µV/°C
	Input offset current (1)
Iio	Tamb = +25°C		5	100			5		100	pA
	Tmin ≤ Tamb ≤ Tmax			4					10	nA
	Input bias current (1)
Iib	Tamb = +25°C		20	200			20		200	pA
	Tmin ≤ Tamb ≤ Tmax			20					20	nA
	Large signal voltage gain (RL = 2kΩ, Vo = ±10V)
Avd	Tamb = +25°C	50	200		25		200			V/mV
	Tmin ≤ Tamb ≤ Tmax	25			15
	Supply voltage rejection ratio (RS = 50Ω)
SVR	Tamb = +25°C	80	86		70		86			dB
	Tmin ≤ Tamb ≤ Tmax	80			70
	Supply current, no load
ICC	Tamb = +25°C		1.4	2.5			1.4		2.5	mA
	Tmin ≤ Tamb ≤ Tmax			2.5					2.5
Vicm	Input common mode voltage range	±11	-12 to		±11		-12 to			V
			+15				+15
	Common mode rejection ratio (RS = 50Ω)
CMR	Tamb = +25°C	80	86		70		86			dB
	Tmin ≤ Tamb ≤ Tmax	80			70
	Output short-circuit current
Ios	Tamb = +25°C	10	40	60	10		40		60	mA
	Tmin ≤ Tamb ≤ Tmax	10		60	10				60

4/16	Doc ID 2298 Rev 7

TL072, TL072A, TL072B					Electrical characteristics
Table 3.	Electrical characteristics at VCC = ±15V, Tamb = +25°C (unless otherwise specified)
	(continued)
		TL072I,AC,AI				TL072C
Symbol	Parameter		BC,BI						Unit
		Min.	Typ.	Max.	Min.		Typ.	Max.
	Output voltage swing
	Tamb = +25°C	10	12		10		12
	RL = 2kΩ
±Vopp	RL = 10kΩ	12	13.5		12		13.5		V
	Tmin ≤ Tamb ≤ Tmax
	RL = 2kΩ	10			10
	RL = 10kΩ	12			12
SR	Slew rate	8	16		8		16		V/µs
	Vin = 10V, RL = 2kΩ, CL = 100pF, unity gain
tr	Rise time								µs
	Vin = 20mV, RL = 2kΩ, CL = 100pF, unity gain		0.1				0.1
Kov	Overshoot		10				10		%
	Vin = 20mV, RL = 2kΩ, CL = 100pF, unity gain
GBP	Gain bandwidth product	2.5	4		2.5		4		MHz
	Vin = 10mV, RL = 2kΩ, CL = 100pF, F= 100kHz
R	Input resistance		1012				1012		Ω
i
	Total harmonic distortion
THD	F= 1kHz, RL = 2kΩ,CL = 100pF, Av = 20dB,		0.01				0.01		%
	Vo = 2Vpp
en	Equivalent input noise voltage		15				15		nV
	RS = 100Ω, F= 1kHz								-----------
									Hz
m	Phase margin		45				45		degrees
Vo1/Vo2	Channel separation		120				120		dB
	Av = 100

1.The input bias currents are junction leakage currents which approximately double for every 10° C increase in the junction temperature.

Doc ID 2298 Rev 7

5/16